eda-lab / CNNAF-CNN-Accelerator_init
CNN-Accelerator based on FPGA developed by verilog HDL.
☆46Updated 4 years ago
Alternatives and similar repositories for CNNAF-CNN-Accelerator_init:
Users that are interested in CNNAF-CNN-Accelerator_init are comparing it to the libraries listed below
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- ☆104Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆27Updated 4 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆28Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- tpu-systolic-array-weight-stationary☆22Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- ☆63Updated 6 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago