eda-lab / CNNAF-CNN-Accelerator_initLinks
CNN-Accelerator based on FPGA developed by verilog HDL.
☆48Updated 5 years ago
Alternatives and similar repositories for CNNAF-CNN-Accelerator_init
Users that are interested in CNNAF-CNN-Accelerator_init are comparing it to the libraries listed below
Sorting:
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- ☆111Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆15Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- ☆65Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago