Hossamomar / EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design
Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventional DSP and multiplier blocks? The optimized hard neuron design will allow all the software and hardware designers to create or test different deep learning network architectures, especially the convolutional n…
☆17Updated 6 years ago
Related projects: ⓘ
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆96Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- Updated version of the XUP Workshops☆17Updated 6 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆31Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆33Updated last week
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- ☆23Updated this week
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆30Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆20Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆53Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆57Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆38Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆100Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆27Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- IC implementation of TPU☆84Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago