Hossamomar / EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design
Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventional DSP and multiplier blocks? The optimized hard neuron design will allow all the software and hardware designers to create or test different deep learning network architectures, especially the convolutional n…
☆16Updated 6 years ago
Alternatives and similar repositories for EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design:
Users that are interested in EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design are comparing it to the libraries listed below
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 8 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆57Updated 5 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 8 months ago
- ☆65Updated 2 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆35Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆54Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆38Updated last week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆29Updated 4 years ago