Hossamomar / EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-DesignView on GitHub
Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventional DSP and multiplier blocks? The optimized hard neuron design will allow all the software and hardware designers to create or test different deep learning network architectures, especially the convolutional n…
☆17Jul 4, 2018Updated 7 years ago
Alternatives and similar repositories for EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design
Users that are interested in EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design are comparing it to the libraries listed below
Sorting:
- ☆19Dec 19, 2018Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39May 27, 2021Updated 4 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- ☆35Jan 22, 2026Updated last month
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- CNN implementation based FPGA☆16Apr 8, 2019Updated 6 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Accelerate convolution neural network for face recognition using GPU☆13Nov 24, 2020Updated 5 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- ☆17Apr 7, 2015Updated 10 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- Make Smart Things with TensorFlow☆13Nov 30, 2019Updated 6 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Caffe1 튜토리얼☆13Dec 20, 2017Updated 8 years ago
- ☆22May 14, 2025Updated 10 months ago
- A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE☆33Mar 10, 2020Updated 6 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago