wzc810049078 / systolic-array-matrix-multiplierLinks
A systolic array matrix multiplier
☆24Updated 5 years ago
Alternatives and similar repositories for systolic-array-matrix-multiplier
Users that are interested in systolic-array-matrix-multiplier are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆40Updated 3 years ago
- ☆33Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆65Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆27Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆16Updated 3 weeks ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆28Updated last week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- ☆49Updated 6 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆111Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Template for project1 TPU☆18Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago