tirumalnaidu / opencl-hls-cnn-acceleratorLinks
OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
☆79Updated last year
Alternatives and similar repositories for opencl-hls-cnn-accelerator
Users that are interested in opencl-hls-cnn-accelerator are comparing it to the libraries listed below
Sorting:
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆109Updated 6 years ago
- AMD University Program HLS tutorial☆95Updated 7 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆65Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- IC implementation of TPU☆125Updated 5 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- Final project for Computer Architecture FA16☆18Updated 8 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago