tirumalnaidu / opencl-hls-cnn-accelerator
OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
☆78Updated last year
Alternatives and similar repositories for opencl-hls-cnn-accelerator:
Users that are interested in opencl-hls-cnn-accelerator are comparing it to the libraries listed below
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆105Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- ☆63Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- IC implementation of TPU☆113Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆106Updated 4 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆50Updated 7 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆112Updated 3 weeks ago
- Verilog implementation of Softmax function☆62Updated 2 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆25Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆75Updated last month