tirumalnaidu / opencl-hls-cnn-acceleratorLinks
OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
☆80Updated last year
Alternatives and similar repositories for opencl-hls-cnn-accelerator
Users that are interested in opencl-hls-cnn-accelerator are comparing it to the libraries listed below
Sorting:
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- IC implementation of TPU☆124Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆65Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆128Updated 3 months ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆112Updated 4 years ago
- ☆34Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago