tirumalnaidu / opencl-hls-cnn-acceleratorLinks
OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
☆82Updated 2 years ago
Alternatives and similar repositories for opencl-hls-cnn-accelerator
Users that are interested in opencl-hls-cnn-accelerator are comparing it to the libraries listed below
Sorting:
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆114Updated 7 years ago
- IC implementation of TPU☆146Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆161Updated 10 months ago
- ☆72Updated 7 years ago
- AMD University Program HLS tutorial☆124Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆76Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 2 weeks ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆64Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Vitis HLS Library for FINN☆213Updated 3 weeks ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆169Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆146Updated 11 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆179Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆168Updated 6 years ago