linkuri267 / cnn_acceleratorLinks
CNN accelerator using NoC architecture
☆16Updated 6 years ago
Alternatives and similar repositories for cnn_accelerator
Users that are interested in cnn_accelerator are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆14Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- ☆37Updated 6 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- ☆13Updated 8 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- ☆30Updated 5 years ago
- ☆27Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆15Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆12Updated 2 years ago
- NoC based MPSoC☆11Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 9 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- A systolic array matrix multiplier☆26Updated 6 years ago
- ☆12Updated 9 years ago