A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as SCD and CNNs.
☆13Jun 4, 2024Updated last year
Alternatives and similar repositories for pe_array
Users that are interested in pe_array are comparing it to the libraries listed below
Sorting:
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Driving an LED Matrix with a TinyFPGA☆17Nov 2, 2025Updated 3 months ago
- FPGA图像处理仿真平台☆29Apr 25, 2022Updated 3 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 2 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 6 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆12Apr 12, 2023Updated 2 years ago
- Quantum Binary Neural Networks☆15Oct 20, 2019Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- A place to keep my synthesizable verilog examples.☆50Apr 20, 2025Updated 10 months ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago
- Graduate Student Resume (MIT inspired resume format)☆10Aug 5, 2020Updated 5 years ago
- A false sharing detection and repair tool☆14Jan 31, 2026Updated last month
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆12Oct 12, 2023Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆13Apr 15, 2023Updated 2 years ago
- ☆11Aug 2, 2024Updated last year
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated 5 months ago
- Zynq-7000 DPU TRD☆48Jul 19, 2019Updated 6 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆14Aug 20, 2024Updated last year
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆10Jul 8, 2020Updated 5 years ago