louislxw / pe_array
A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as SCD and CNNs.
☆10Updated 10 months ago
Alternatives and similar repositories for pe_array:
Users that are interested in pe_array are comparing it to the libraries listed below
- DMA controller for CNN accelerator☆13Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆26Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 3 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- ☆63Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆31Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago