louislxw / pe_arrayLinks
A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as SCD and CNNs.
☆11Updated last year
Alternatives and similar repositories for pe_array
Users that are interested in pe_array are comparing it to the libraries listed below
Sorting:
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- YSYX RISC-V Project NJU Study Group☆16Updated 6 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆16Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- ☆27Updated 5 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- ☆65Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- ☆29Updated 4 years ago
- ☆34Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Simple single-port AXI memory interface☆42Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- APB Logic☆18Updated 7 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago