ignperez-udec / MobileNet-V2-inference-HLSLinks
Codes to implement MobileNet V2 in a FPGA
☆27Updated 4 years ago
Alternatives and similar repositories for MobileNet-V2-inference-HLS
Users that are interested in MobileNet-V2-inference-HLS are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 6 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆53Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- 中文：☆101Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆14Updated 6 years ago
- ☆46Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- ☆30Updated 3 years ago
- ☆11Updated last year
- ☆113Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- ☆21Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- ☆26Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago