Codes to implement MobileNet V2 in a FPGA
☆32Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for MobileNet-V2-inference-HLS
Users that are interested in MobileNet-V2-inference-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- Generator of verilog description for FPGA MobileNet implementation☆191Jun 23, 2022Updated 4 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆13Jul 12, 2024Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Apr 15, 2024Updated 2 years ago
- ☆19Sep 12, 2022Updated 4 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆16Apr 22, 2019Updated 7 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆45Dec 14, 2024Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- A Toolkit For MRF☆11Mar 12, 2019Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- A demo for accelerating sobel in xilinx's fpga pynq☆19Jan 31, 2023Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆74Jun 11, 2019Updated 7 years ago
- FPGA implementation of SKLearn Random Forest☆11Dec 12, 2016Updated 9 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A DNN Accelerator implemented with RTL.☆72Jan 9, 2025Updated last year
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated 2 years ago
- CNN Implemetation on ZYNQ-7010☆27Sep 24, 2023Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38May 27, 2021Updated 5 years ago
- Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL☆13Jun 22, 2016Updated 10 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86May 30, 2021Updated 5 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆37May 29, 2021Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆13Mar 12, 2021Updated 5 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 8 months ago
- ☆14Nov 22, 2022Updated 3 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 4 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 8 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year