ignperez-udec / MobileNet-V2-inference-HLS
Codes to implement MobileNet V2 in a FPGA
☆22Updated 3 years ago
Related projects: ⓘ
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆60Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆64Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆26Updated last year
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 2 years ago
- 2020 xilinx summer school☆16Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆25Updated 2 years ago
- a project build the SSD net in pynq-z2☆14Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆109Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆43Updated 4 years ago
- ☆44Updated last year
- FPGA and GPU acceleration of LeNet5☆32Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆33Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆20Updated 2 years ago
- ☆83Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- ☆11Updated 5 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- ☆39Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆28Updated last month
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆18Updated 3 years ago