Codes to implement MobileNet V2 in a FPGA
☆28Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for MobileNet-V2-inference-HLS
Users that are interested in MobileNet-V2-inference-HLS are comparing it to the libraries listed below
Sorting:
- ☆19Mar 17, 2021Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- ☆11Apr 15, 2024Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆16Apr 22, 2019Updated 6 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Jan 31, 2023Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- ☆56Apr 19, 2023Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- CNN Implemetation on ZYNQ-7010☆25Sep 24, 2023Updated 2 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- Fast NPU-aware Neural Architecture Search☆21Sep 6, 2021Updated 4 years ago
- Generator of verilog description for FPGA MobileNet implementation☆184Jun 23, 2022Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Jun 11, 2019Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- ☆36Sep 17, 2024Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39May 27, 2021Updated 4 years ago
- Lifelong machine learning is a novel machine learning paradigm which continually learns tasks and accumulates knowledge for reusing. The …☆10Sep 15, 2019Updated 6 years ago
- This is project for image segmentation based on Spiking Neural Network☆10May 7, 2016Updated 9 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- ☆12Feb 23, 2022Updated 4 years ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- To predict the air quality index using meterological data using machine learning algorithms and LSTM(Long Short Term Memory)☆10Oct 3, 2019Updated 6 years ago
- ☆37May 29, 2021Updated 4 years ago