ignperez-udec / MobileNet-V2-inference-HLS
Codes to implement MobileNet V2 in a FPGA
☆24Updated 4 years ago
Alternatives and similar repositories for MobileNet-V2-inference-HLS:
Users that are interested in MobileNet-V2-inference-HLS are comparing it to the libraries listed below
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 weeks ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- ☆26Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 3 years ago
- ☆50Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆43Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- ☆99Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆73Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago