ignperez-udec / MobileNet-V2-inference-HLSLinks
Codes to implement MobileNet V2 in a FPGA
☆27Updated 4 years ago
Alternatives and similar repositories for MobileNet-V2-inference-HLS
Users that are interested in MobileNet-V2-inference-HLS are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- ☆55Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆14Updated 6 years ago
- ☆11Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- 中文：☆104Updated 5 years ago
- ☆32Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- ☆14Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- ☆26Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- ☆21Updated 3 years ago