19801201 / SpinalHDL_CNN_AcceleratorLinks
CNN accelerator implemented with Spinal HDL
☆149Updated last year
Alternatives and similar repositories for SpinalHDL_CNN_Accelerator
Users that are interested in SpinalHDL_CNN_Accelerator are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- some interesting demos for starters☆81Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- FPGA☆155Updated 11 months ago
- ☆39Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆336Updated last year
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- ☆111Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆243Updated 6 years ago
- AXI总线连接器☆97Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- PYNQ学习资料☆164Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 2 months ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago