CNN accelerator implemented with Spinal HDL
☆157Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for SpinalHDL_CNN_Accelerator
Users that are interested in SpinalHDL_CNN_Accelerator are comparing it to the libraries listed below
Sorting:
- ☆10Jan 3, 2022Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- An High-Performance SLAM Hardware Accelerator Implementation for FPGA☆71Nov 10, 2024Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆270Apr 1, 2024Updated last year
- ☆10Apr 4, 2025Updated 10 months ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- xkISP：Xinkai ISP IP Core (HLS)☆302Mar 14, 2023Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Deep Learning Accelerator (Convolution Neural Networks)☆198Dec 15, 2017Updated 8 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆26Nov 9, 2022Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- A basic SpinalHDL project☆90Aug 15, 2025Updated 6 months ago
- Open source machine learning accelerators☆397Mar 24, 2024Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- ☆35Jun 9, 2022Updated 3 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆166Mar 5, 2025Updated 11 months ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year