yztong / LeNet_RTL
An LeNet RTL implement onto FPGA
☆38Updated 6 years ago
Related projects: ⓘ
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆20Updated 4 years ago
- ☆83Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆21Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆86Updated 6 years ago
- 3×3脉动阵列乘法器☆33Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆81Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆155Updated 5 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆114Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆160Updated 6 years ago
- AXI总线连接器☆89Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆60Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆43Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆152Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆18Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆25Updated 2 years ago
- IC implementation of Systolic Array for TPU☆137Updated 6 months ago
- 中文:☆89Updated 4 years ago
- ☆58Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆18Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago