yztong / LeNet_RTLLinks
An LeNet RTL implement onto FPGA
☆48Updated 7 years ago
Alternatives and similar repositories for LeNet_RTL
Users that are interested in LeNet_RTL are comparing it to the libraries listed below
Sorting:
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- ☆111Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- AXI总线连接器☆97Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆40Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago