An LeNet RTL implement onto FPGA
☆51May 4, 2018Updated 7 years ago
Alternatives and similar repositories for LeNet_RTL
Users that are interested in LeNet_RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆30Mar 11, 2019Updated 7 years ago
- FPGA实现动态图像识别☆23Jul 31, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆257Dec 29, 2018Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆39Nov 18, 2024Updated last year
- ☆13Nov 11, 2015Updated 10 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆588Jun 18, 2018Updated 7 years ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator