19801201 / Ultra_low_power_CNN_AcceleratedLinks
☆10Updated 3 years ago
Alternatives and similar repositories for Ultra_low_power_CNN_Accelerated
Users that are interested in Ultra_low_power_CNN_Accelerated are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- ☆39Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆54Updated 3 months ago
- ☆15Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆65Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- ☆16Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago