19801201 / Ultra_low_power_CNN_AcceleratedLinks
☆10Updated 3 years ago
Alternatives and similar repositories for Ultra_low_power_CNN_Accelerated
Users that are interested in Ultra_low_power_CNN_Accelerated are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆113Updated 5 years ago
- ☆43Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- ☆14Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- ☆17Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- IC implementation of Systolic Array for TPU☆272Updated 10 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆191Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago