19801201 / Ultra_low_power_CNN_AcceleratedLinks
☆10Updated 3 years ago
Alternatives and similar repositories for Ultra_low_power_CNN_Accelerated
Users that are interested in Ultra_low_power_CNN_Accelerated are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- ☆113Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆43Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆183Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- ☆17Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- ☆15Updated last year
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- some interesting demos for starters☆82Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆190Updated 9 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago