CASR-HKU / DPACSLinks
☆18Updated 2 years ago
Alternatives and similar repositories for DPACS
Users that are interested in DPACS are comparing it to the libraries listed below
Sorting:
- ☆31Updated 8 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆12Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- ☆35Updated 5 years ago
- ☆35Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆72Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆42Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆48Updated 4 years ago
- ☆71Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆19Updated 7 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆18Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆21Updated 3 years ago