CASR-HKU / DPACSLinks
☆18Updated 2 years ago
Alternatives and similar repositories for DPACS
Users that are interested in DPACS are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated 2 years ago
- ☆30Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆12Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆35Updated 5 years ago
- ☆35Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- ☆40Updated last year
- ☆72Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆48Updated 4 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆16Updated 8 months ago
- ☆17Updated 4 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated last week