CASR-HKU / DPACSLinks
☆19Updated 2 years ago
Alternatives and similar repositories for DPACS
Users that are interested in DPACS are comparing it to the libraries listed below
Sorting:
- ☆32Updated 10 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆35Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 3 years ago
- ☆12Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- ☆42Updated last year
- ☆35Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- ☆72Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆13Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- ☆21Updated 3 years ago
- ☆48Updated 4 years ago