CASR-HKU / DPACS
☆18Updated last year
Related projects ⓘ
Alternatives and complementary repositories for DPACS
- ☆24Updated 8 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Open-source of MSD framework☆14Updated last year
- ☆12Updated last year
- ☆32Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- ☆18Updated last year
- ☆34Updated 4 months ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- ☆11Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆10Updated 5 months ago
- ☆30Updated 4 years ago
- ☆70Updated last year
- ☆20Updated 2 years ago
- ☆41Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated last month
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago