AiArtisan / dac_sdc_2022_championView external linksLinks
☆21Oct 26, 2022Updated 3 years ago
Alternatives and similar repositories for dac_sdc_2022_champion
Users that are interested in dac_sdc_2022_champion are comparing it to the libraries listed below
Sorting:
- ☆17Nov 20, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- ☆11Apr 15, 2024Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- ☆17Jun 13, 2022Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- [CVPR 2022] AlignQ: Alignment Quantization with ADMM-based Correlation Preservation☆11Jan 6, 2023Updated 3 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆12Aug 26, 2022Updated 3 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- ☆11Oct 27, 2022Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- 可运行☆39Jul 1, 2022Updated 3 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 4 years ago
- Quantization in the Jagged Loss Landscape of Vision Transformers☆13Oct 22, 2023Updated 2 years ago
- ☆19Nov 23, 2022Updated 3 years ago
- Artifact for IPDPS'21: DSXplore: Optimizing Convolutional Neural Networks via Sliding-Channel Convolutions.☆13Apr 6, 2021Updated 4 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Aug 7, 2023Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago