AiArtisan / dac_sdc_2022_champion
☆21Updated 2 years ago
Alternatives and similar repositories for dac_sdc_2022_champion:
Users that are interested in dac_sdc_2022_champion are comparing it to the libraries listed below
- ☆17Updated 2 years ago
- ☆11Updated 10 months ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- ☆20Updated 2 years ago
- ☆26Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆25Updated last month
- Open-source of MSD framework☆16Updated last year
- ☆19Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆38Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆16Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- C++ code for HLS FPGA implementation of transformer☆14Updated 5 months ago
- CNN Accelerator in Frequency Domain☆12Updated 4 years ago
- ☆33Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- ☆18Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆28Updated 3 weeks ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆27Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago