ultraembedded / core_usb_fs_phyLinks
USB Full Speed PHY
☆48Updated 5 years ago
Alternatives and similar repositories for core_usb_fs_phy
Users that are interested in core_usb_fs_phy are comparing it to the libraries listed below
Sorting:
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- turbo 8051☆29Updated 8 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆30Updated 8 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 4 years ago
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Wishbone interconnect utilities☆44Updated last month