USB Full Speed PHY
☆49May 3, 2020Updated 6 years ago
Alternatives and similar repositories for core_usb_fs_phy
Users that are interested in core_usb_fs_phy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆47Jun 19, 2024Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB -> AXI Debug Bridge☆46Jun 5, 2021Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 5 months ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆31Aug 16, 2021Updated 4 years ago
- ☆24Jun 17, 2014Updated 12 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- Verilog SDRAM memory controller☆377May 13, 2017Updated 9 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆74Apr 9, 2018Updated 8 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 11 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆39Jan 21, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆103Jun 6, 2020Updated 6 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆283Apr 9, 2023Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- An ESP32-based implementation of the Cyton firmware with built-in WiFi support☆11Mar 4, 2019Updated 7 years ago