USB Full Speed PHY
☆49May 3, 2020Updated 6 years ago
Alternatives and similar repositories for core_usb_fs_phy
Users that are interested in core_usb_fs_phy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆48Jan 14, 2021Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆90May 15, 2021Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆42Jun 19, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆49Oct 24, 2021Updated 4 years ago
- Various HDL (Verilog) IP Cores☆902Jul 1, 2021Updated 4 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wishbone SATA Controller☆26Oct 16, 2025Updated 7 months ago
- ☆21Jun 17, 2014Updated 11 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆30Aug 16, 2021Updated 4 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog SDRAM memory controller☆368May 13, 2017Updated 9 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 6 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆37Jan 21, 2021Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆99Jun 6, 2020Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago
- Minimal DVI / HDMI Framebuffer☆86Aug 9, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆276Apr 9, 2023Updated 3 years ago