ultraembedded / core_usb_fs_phyLinks
USB Full Speed PHY
☆45Updated 5 years ago
Alternatives and similar repositories for core_usb_fs_phy
Users that are interested in core_usb_fs_phy are comparing it to the libraries listed below
Sorting:
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- turbo 8051☆29Updated 7 years ago
- Verilog wishbone components☆116Updated last year
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- UART 16550 core☆37Updated 11 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- ☆30Updated 8 years ago
- Extensible FPGA control platform☆62Updated 2 years ago