ultraembedded / core_socLinks
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆66Updated 5 years ago
Alternatives and similar repositories for core_soc
Users that are interested in core_soc are comparing it to the libraries listed below
Sorting:
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- AHB3-Lite Interconnect☆94Updated last year
- ☆38Updated 10 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆79Updated 3 years ago
- Basic RISC-V Test SoC☆149Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- Verilog UART☆183Updated 12 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- I2C controller core☆46Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI Interconnect☆53Updated 4 years ago