ultraembedded / core_socLinks
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆65Updated 5 years ago
Alternatives and similar repositories for core_soc
Users that are interested in core_soc are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- I2C controller core☆47Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Verilog UART☆178Updated 12 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- round robin arbiter☆75Updated 11 years ago
- AHB3-Lite Interconnect☆90Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆76Updated 3 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆28Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆41Updated 3 years ago