ultraembedded / core_soc
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆62Updated 4 years ago
Alternatives and similar repositories for core_soc:
Users that are interested in core_soc are comparing it to the libraries listed below
- UART -> AXI Bridge☆60Updated 3 years ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆65Updated 2 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- ☆36Updated 9 years ago
- round robin arbiter☆70Updated 10 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Basic RISC-V Test SoC☆115Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- DDR2 memory controller written in Verilog☆73Updated 13 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆48Updated 11 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆50Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated 2 weeks ago