ultraembedded / core_socLinks
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆63Updated 5 years ago
Alternatives and similar repositories for core_soc
Users that are interested in core_soc are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆36Updated 9 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- I2C controller core☆43Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago