ultraembedded / core_soc
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆63Updated 4 years ago
Alternatives and similar repositories for core_soc:
Users that are interested in core_soc are comparing it to the libraries listed below
- UART -> AXI Bridge☆60Updated 3 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- DDR2 memory controller written in Verilog☆74Updated 13 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆98Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- PCIE 5.0 Graduation project (Verification Team)☆63Updated last year
- ☆36Updated 9 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 8 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- Basic RISC-V Test SoC☆118Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago