ultraembedded / core_socLinks
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆66Updated 5 years ago
Alternatives and similar repositories for core_soc
Users that are interested in core_soc are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AHB3-Lite Interconnect☆93Updated last year
- Verilog UART☆182Updated 12 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- ☆79Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- AXI Interconnect☆52Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- round robin arbiter☆75Updated 11 years ago
- I2C controller core☆46Updated 2 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- ☆37Updated 10 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago