Basic Peripheral SoC (SPI, GPIO, Timer, UART)
☆68May 8, 2020Updated 5 years ago
Alternatives and similar repositories for core_soc
Users that are interested in core_soc are comparing it to the libraries listed below
Sorting:
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆71Feb 21, 2020Updated 6 years ago