CospanDesign / verilog_ppfifo_demoLinks
Simple demo showing how to use the ping pong FIFO
☆15Updated 9 years ago
Alternatives and similar repositories for verilog_ppfifo_demo
Users that are interested in verilog_ppfifo_demo are comparing it to the libraries listed below
Sorting:
- 位宽和深度可定制的异步FIFO☆13Updated last year
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆16Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 8 months ago
- ☆13Updated 7 months ago
- Generic AXI master stub☆19Updated 11 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- ☆21Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆26Updated 4 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆13Updated 11 months ago
- ☆23Updated 3 months ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Verification IP for Watchdog☆11Updated 4 years ago