Wishbone SATA Controller
☆28Aug 24, 2026Updated this week
Alternatives and similar repositories for wbsata
Users that are interested in wbsata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- ☆12Apr 3, 2017Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- 10Gb Ethernet Switch☆274Updated this week
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Wishbone controlled I2C controllers☆60Aug 10, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ADPCM decoder compatible with OKI 6295☆16Aug 16, 2026Updated last week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆222Sep 15, 2023Updated 2 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- ☆16May 6, 2026Updated 3 months ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆144Sep 14, 2023Updated 2 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆15Jan 3, 2022Updated 4 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆34Jan 6, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The SoC Design for Time-Sensitive Networking (TSN)☆24Dec 5, 2025Updated 8 months ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- A wishbone controlled scope for FPGA's☆94Jan 12, 2024Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆59Oct 18, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- ☆20May 5, 2020Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- Wishbone interconnect utilities☆45Feb 23, 2026Updated 6 months ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 6 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago