pfpsim / simple-npuLinks
An example model of a Network Processing Unit using the PFPSim framework.
☆11Updated 8 years ago
Alternatives and similar repositories for simple-npu
Users that are interested in simple-npu are comparing it to the libraries listed below
Sorting:
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆24Updated 6 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 5 years ago
- ☆15Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆31Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆35Updated 5 years ago
- CMSIS DSP Library for PULPino microcontroller☆23Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- documentation for ventus gpgpu☆16Updated 3 months ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated 3 weeks ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- ☆32Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- QEMU libsystemctlm-soc co-simulation demos.☆149Updated 2 months ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Fibertree emulator☆12Updated 8 months ago
- SystemC training aimed at TLM.☆30Updated 4 years ago