pfpsim / simple-npu
An example model of a Network Processing Unit using the PFPSim framework.
☆11Updated 8 years ago
Alternatives and similar repositories for simple-npu:
Users that are interested in simple-npu are comparing it to the libraries listed below
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated 2 weeks ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆21Updated 6 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated this week
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆34Updated 5 years ago
- Theia: ray graphic processing unit☆20Updated 10 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14Updated 4 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆13Updated 4 years ago
- Algorithmic C Math Library☆59Updated 3 months ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆28Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- ☆29Updated 4 years ago
- ☆12Updated 9 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- Hardware design with Chisel☆31Updated 2 years ago
- ☆20Updated 6 years ago
- SmartNIC☆14Updated 6 years ago
- CMSIS DSP Library for PULPino microcontroller☆22Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- ☆33Updated 2 years ago
- documentation for ventus gpgpu☆15Updated last year
- ☆18Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆46Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year