pfpsim / simple-npu
An example model of a Network Processing Unit using the PFPSim framework.
☆11Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for simple-npu
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 3 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆33Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- PCI Express controller model☆46Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- A scalable Eyeriss model in SystemC.☆23Updated last year
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆20Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆30Updated this week
- SystemC Common Practices (SCP)☆24Updated 4 months ago
- ☆32Updated last year
- ☆24Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- Neural Engine, 16 input channels☆13Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- Archives of SystemC from The Ground Up Book Exercises☆28Updated 2 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆20Updated 7 years ago
- Qbox☆42Updated this week
- ☆36Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆32Updated 9 months ago
- ☆42Updated 7 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆16Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆25Updated 10 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆131Updated 5 months ago