pfpsim / simple-npuLinks
An example model of a Network Processing Unit using the PFPSim framework.
☆12Updated 9 years ago
Alternatives and similar repositories for simple-npu
Users that are interested in simple-npu are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- ☆33Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆26Updated 7 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Accelerate convolution neural network for face recognition using GPU☆12Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- ☆14Updated 7 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆88Updated last month
- ☆46Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Hardware design with Chisel☆35Updated 2 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆23Updated 8 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆46Updated 5 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆36Updated 4 years ago
- Design for using Ethernet on the ZCU102 development board☆14Updated 5 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆50Updated last month
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago