pfpsim / simple-npuLinks
An example model of a Network Processing Unit using the PFPSim framework.
☆13Updated 9 years ago
Alternatives and similar repositories for simple-npu
Users that are interested in simple-npu are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- Qbox☆83Updated last week
- PLCT实验室 rvv-llvm 实 现配套的 benchmark / testcases☆21Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated 2 years ago
- Hardware design with Chisel☆35Updated 3 years ago
- PCI Express controller model☆71Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- ☆35Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Updated 7 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- RISC-V GPGPU☆36Updated 5 years ago
- ☆89Updated 2 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- ☆90Updated this week
- ☆36Updated 4 years ago
- Theia: ray graphic processing unit☆20Updated 11 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆13Updated 5 years ago
- ☆42Updated 10 months ago