ultraembedded / core_usb_cdc
Basic USB-CDC device core (Verilog)
☆77Updated 3 years ago
Alternatives and similar repositories for core_usb_cdc:
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆66Updated 7 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆77Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- USB3 PIPE interface for Xilinx 7-Series☆212Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆122Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆69Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆167Updated last year
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- FPGA Logic Analyzer and GUI☆125Updated 2 years ago
- DisplayPort IP-core☆63Updated this week
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- MIPI DSI controller☆71Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆124Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆81Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago