ultraembedded / core_usb_cdc
Basic USB-CDC device core (Verilog)
☆76Updated 3 years ago
Alternatives and similar repositories for core_usb_cdc:
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆65Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- WISHBONE SD Card Controller IP Core☆120Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆211Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- FPGA Logic Analyzer and GUI☆123Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆68Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- I2C controller core☆39Updated 2 years ago
- ☆83Updated 7 years ago
- Verilog wishbone components☆114Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago