ultraembedded / core_usb_cdcLinks
Basic USB-CDC device core (Verilog)
☆81Updated 4 years ago
Alternatives and similar repositories for core_usb_cdc
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
Sorting:
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- MIPI DSI controller☆79Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆226Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆87Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆73Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- ☆87Updated 8 years ago
- Verilog wishbone components☆117Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago