ultraembedded / core_usb_cdc
Basic USB-CDC device core (Verilog)
☆77Updated 3 years ago
Alternatives and similar repositories for core_usb_cdc:
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆59Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- FPGA Logic Analyzer and GUI☆117Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆225Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆119Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- Verilog digital signal processing components☆126Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 8 months ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- ☆53Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆50Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆121Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆192Updated 9 months ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago