ultraembedded / core_usb_cdcLinks
Basic USB-CDC device core (Verilog)
☆85Updated 4 years ago
Alternatives and similar repositories for core_usb_cdc
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
Sorting:
- USB serial device (CDC-ACM)☆44Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- ☆89Updated 8 years ago
- FPGA Logic Analyzer and GUI☆147Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆92Updated 6 years ago
- Verilog wishbone components☆123Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- MIPI DSI controller☆83Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆244Updated last month
- Xilinx virtual cable server for generic FTDI 4232H.☆60Updated last year