ultraembedded / core_usb_cdcLinks
Basic USB-CDC device core (Verilog)
☆80Updated 4 years ago
Alternatives and similar repositories for core_usb_cdc
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆68Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆233Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆86Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆218Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆35Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago