ultraembedded / core_usb_cdcLinks
Basic USB-CDC device core (Verilog)
☆84Updated 4 years ago
Alternatives and similar repositories for core_usb_cdc
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆73Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆74Updated 5 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- MIPI DSI controller☆82Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Verilog SPI master and slave☆62Updated 10 years ago
- ☆54Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- FPGA Logic Analyzer and GUI☆146Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆241Updated last week
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- ☆89Updated 8 years ago
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year