ultraembedded / core_usb_cdcLinks
Basic USB-CDC device core (Verilog)
☆80Updated 4 years ago
Alternatives and similar repositories for core_usb_cdc
Users that are interested in core_usb_cdc are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆70Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- ☆52Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog wishbone components☆119Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- 8051 core☆108Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago