Basic USB-CDC device core (Verilog)
☆93May 15, 2021Updated 5 years ago
Alternatives and similar repositories for core_usb_cdc
Users that are interested in core_usb_cdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 3 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆918Dec 6, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- Various HDL (Verilog) IP Cores☆932Jul 1, 2021Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆104Jun 6, 2020Updated 6 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆42Dec 2, 2018Updated 7 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- Nitro USB FPGA core☆89Mar 1, 2026Updated 5 months ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆87Apr 11, 2022Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆626Oct 10, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆44Apr 11, 2024Updated 2 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆41Sep 18, 2024Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- RISC-V CSR Access Routines☆16Dec 27, 2022Updated 3 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆134Sep 17, 2022Updated 3 years ago