amiq-consulting / amiq_ofc
Open-Source Framework for Co-Emulation
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for amiq_ofc
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆11Updated 9 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated 5 months ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 3 months ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- SystemVerilog Linter based on pyslang☆22Updated 7 months ago
- Useful UVM extensions☆20Updated 4 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆21Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- A mock framework for use with SVUnit☆15Updated last year
- YosysHQ SVA AXI Properties☆31Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆22Updated 5 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 2 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated last week
- ☆11Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- UVM Clock and Reset Agent☆12Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- UVM Python Verification Agents Library☆13Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆22Updated 3 years ago
- Simple template-based UVM code generator☆20Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆16Updated 11 months ago
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆21Updated last month