Open-Source Framework for Co-Emulation
☆13Feb 12, 2021Updated 5 years ago
Alternatives and similar repositories for amiq_ofc
Users that are interested in amiq_ofc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Unified RISC-V Access Platform project repository☆22Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆54Updated this week
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- Customized UVM Report Server☆42Feb 10, 2020Updated 6 years ago
- ☆12May 15, 2022Updated 3 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆30Nov 8, 2025Updated 4 months ago
- ☆13Oct 30, 2025Updated 4 months ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- A generic class library in SystemVerilog☆87May 20, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆13Aug 14, 2023Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last week
- This repository is an implementation of the ViT paper from scratch with tutorials on model, dataloading, training, inference, finteuning,…☆13Aug 14, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- HTML & Js based VCD viewer☆74Feb 16, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Networking Overlay on PYNQ☆50Mar 5, 2019Updated 7 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year