ultraembedded / core_ftdi_bridgeLinks
FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆33Updated 4 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated last week
- Verilog wishbone components☆118Updated last year
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆39Updated last year
- ☆50Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- MIPI DSI controller☆79Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago