ultraembedded / core_ftdi_bridgeLinks
FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆32Updated 4 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- USB serial device (CDC-ACM)☆39Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆57Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- ☆46Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated this week
- Nitro USB FPGA core☆86Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆174Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆25Updated 4 months ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago