ultraembedded/core_ftdi_bridge external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/core_ftdi_bridge

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/core_ftdi_bridge)

Close

ultraembedded / core_ftdi_bridgeView on GitHubMore

• External links
• Readme badge

FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge

☆33Jun 5, 2021Updated 4 years ago

Alternatives and similar repositories for core_ftdi_bridge

Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• esynr3z / proto245

  View on GitHub
  🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
  ☆45Jul 16, 2021Updated 4 years ago
• ultraembedded / core_ft60x_axi

  View on GitHub
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆99Jun 6, 2020Updated 5 years ago
• 6thimage / FT245_interface

  View on GitHub
  Verilog module to communicate with the FT245 interface of an FTDI FT2232H
  ☆16Nov 14, 2020Updated 5 years ago
• dpiegdon / verilog-buildingblocks

  View on GitHub
  Library of generic verilog buildingblocks
  ☆17Dec 25, 2025Updated 3 months ago
• WangXuan95 / FPGA-ftdi245fifo

  View on GitHub
  An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
  ☆341May 21, 2024Updated last year
• Wordpress hosting with auto-scaling - Free Trial • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• kazkojima / lunauac2-pdm

  View on GitHub
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆16Feb 16, 2022Updated 4 years ago
• byuccl / fiate

  View on GitHub
  Fault Injection Automatic Test Equipment
  ☆15Nov 22, 2021Updated 4 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆43Jun 5, 2021Updated 4 years ago
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆72Jul 1, 2021Updated 4 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆25Oct 16, 2025Updated 5 months ago
• upsidedownlabs / Candy-UART

  View on GitHub
  Candy size USB to UART bridge.
  ☆18Feb 18, 2021Updated 5 years ago
• ultraembedded / core_uriscv

  View on GitHub
  Another tiny RISC-V implementation
  ☆67Jul 19, 2021Updated 4 years ago
• emeb / up5k_vga

  View on GitHub
  A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA
  ☆29Jun 12, 2019Updated 6 years ago
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• ultraembedded / core_usb_uart

  View on GitHub
  USB serial device (CDC-ACM)
  ☆45Jun 28, 2020Updated 5 years ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 7 years ago
• zachbe / digial-ising

  View on GitHub
  An all-digital, ring-oscillator-based Ising solver.
  ☆26May 16, 2024Updated last year
• the6p4c / catgirltogds

  View on GitHub
  converts catgirls to gds files
  ☆15May 24, 2021Updated 4 years ago
• gregdavill / ecpprog

  View on GitHub
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆93Nov 7, 2024Updated last year
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆49Oct 24, 2021Updated 4 years ago
• ultraembedded / core_sdram_axi4

  View on GitHub
  SDRAM controller with AXI4 interface
  ☆103Aug 8, 2019Updated 6 years ago
• brouhaha / gpib

  View on GitHub
  IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL
  ☆20Jan 15, 2016Updated 10 years ago
• airhdl / spi-to-axi-bridge

  View on GitHub
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆55Dec 6, 2023Updated 2 years ago
• Wordpress hosting with auto-scaling - Free Trial • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• ultraembedded / core_usb_cdc

  View on GitHub
  Basic USB-CDC device core (Verilog)
  ☆89May 15, 2021Updated 4 years ago
• lowRISC / ibex-demo-system-labs

  View on GitHub
  Labs for the Ibex Demo System
  ☆17Nov 18, 2023Updated 2 years ago
• SMB784 / SQRL_quickstart

  View on GitHub
  Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
  ☆71Nov 21, 2021Updated 4 years ago
• cjhonlyone / ADC-lvds

  View on GitHub
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆63Oct 20, 2022Updated 3 years ago
• yhqiu16 / OCOWFC

  View on GitHub
  Open-Channel Open-Way Flash Controller
  ☆23Sep 10, 2021Updated 4 years ago
• ttrftech / LPC4370SDR-LCD

  View on GitHub
  Standalone SDR experiment using multicore MCU
  ☆11Apr 12, 2018Updated 8 years ago
• WangXuan95 / FPGA-Gzip-compressor

  View on GitHub
  An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …
  ☆154Sep 15, 2023Updated 2 years ago
• PavlenkoG / ECP5_PCIE_Analyzer

  View on GitHub
  ☆17Oct 6, 2023Updated 2 years ago
• CoreyChen922 / sata_2_host_controller

  View on GitHub
  Sata 2 Host Controller for FPGA implementation
  ☆18Oct 11, 2017Updated 8 years ago
• Wordpress hosting with auto-scaling - Free Trial • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• haifengch / axi_interconnect

  View on GitHub
  ☆30Jul 9, 2025Updated 9 months ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆23Jun 10, 2018Updated 7 years ago
• gamedolphin / .emacs.d

  View on GitHub
  My minimal emacs setup
  ☆11Aug 16, 2023Updated 2 years ago
• dblsaiko / retrocomputers

  View on GitHub
  Programmable persistent computers for Minecraft.
  ☆15Feb 25, 2022Updated 4 years ago
• magro732 / OpenRIO

  View on GitHub
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Jun 8, 2017Updated 8 years ago
• paulscherrerinstitute / psi_common

  View on GitHub
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆41Feb 24, 2025Updated last year
• DaveBerkeley / fpga

  View on GitHub
  Verilog FPGA code : including experimental DSP audio processor
  ☆13Dec 1, 2020Updated 5 years ago