ultraembedded / core_ftdi_bridgeLinks
FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆32Updated 4 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- ☆52Updated 3 years ago
- YPCB-00338-1P1 Hack☆70Updated 9 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- UART -> AXI Bridge☆63Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- Verilog Repository for GIT☆33Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- UART models for cocotb☆31Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago