ultraembedded/core_ftdi_bridge external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/core_ftdi_bridge

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/core_ftdi_bridge)

Close

ultraembedded / core_ftdi_bridgeView on GitHubMore

• External links
• Readme badge

FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge

☆35Jun 5, 2021Updated 5 years ago

Alternatives and similar repositories for core_ftdi_bridge

Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• esynr3z / proto245

  View on GitHub
  🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
  ☆47Jul 16, 2021Updated 5 years ago
• 6thimage / FT245_interface

  View on GitHub
  Verilog module to communicate with the FT245 interface of an FTDI FT2232H
  ☆17Nov 14, 2020Updated 5 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆47Jun 5, 2021Updated 5 years ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 8 years ago
• WangXuan95 / FPGA-ftdi245fifo

  View on GitHub
  An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
  ☆363May 21, 2024Updated 2 years ago
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆78Jul 1, 2021Updated 5 years ago
• ultraembedded / core_usb_cdc

  View on GitHub
  Basic USB-CDC device core (Verilog)
  ☆95May 15, 2021Updated 5 years ago
• kazkojima / lunauac2-pdm

  View on GitHub
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆16Feb 16, 2022Updated 4 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• byuccl / fiate

  View on GitHub
  Fault Injection Automatic Test Equipment
  ☆18Nov 22, 2021Updated 4 years ago
• gednyengs / axi2sram

  View on GitHub
  AXI4 to SRAM Interface
  ☆13May 2, 2022Updated 4 years ago
• power-zhy / SystemOnFPGA

  View on GitHub
  SOC system using verilog on FPGA devices.
  ☆10Jan 11, 2016Updated 10 years ago
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆52Oct 24, 2021Updated 5 years ago
• Calvariaa / CH32H417_Logic_Analyzer_Mini

  View on GitHub
  基于CH32H417WEU6的16通道，200MHz逻辑分析仪工程。本工程移植到WEU6并修改部分引脚，修改原理图并重画PCB。原工程：https://oshwhub.com/q2h2/project_bszkxrnf
  ☆24Jul 10, 2026Updated 3 months ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• emeb / up5k_vga

  View on GitHub
  A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA
  ☆29Jun 12, 2019Updated 7 years ago
• myriadrf / STREAM

  View on GitHub
  FPGA development platform for high-performance RF and digital design
  ☆31Dec 3, 2015Updated 10 years ago
• ultraembedded / core_usb_uart

  View on GitHub
  USB serial device (CDC-ACM)
  ☆49Jun 28, 2020Updated 6 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆17May 2, 2016Updated 10 years ago
• micro-FPGA / CRUVI

  View on GitHub
  CRUVI Standard Specifications
  ☆21May 6, 2024Updated 2 years ago
• annoyatron255 / m68k

  View on GitHub
  A Motorola 68000 Computer
  ☆24Jun 1, 2019Updated 7 years ago
• cbalint13 / e-verest

  View on GitHub
  EVEREST: e-Versatile Research Stick for peoples
  ☆37Apr 12, 2023Updated 3 years ago
• ultraembedded / core_sdram_axi4

  View on GitHub
  SDRAM controller with AXI4 interface
  ☆110Aug 8, 2019Updated 7 years ago
• airhdl / spi-to-axi-bridge

  View on GitHub
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆57Dec 6, 2023Updated 2 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆28Sep 17, 2026Updated last month
• DawnCarol / OpenC910_Modified

  View on GitHub
  commit rtl and build cosim env
  ☆16Feb 15, 2024Updated 2 years ago
• brouhaha / gpib

  View on GitHub
  IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL
  ☆21Jan 15, 2016Updated 10 years ago
• SMB784 / SQRL_quickstart

  View on GitHub
  Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
  ☆70Nov 21, 2021Updated 4 years ago
• ttrftech / LPC4370SDR-LCD

  View on GitHub
  Standalone SDR experiment using multicore MCU
  ☆11Apr 12, 2018Updated 8 years ago
• ultraembedded / core_uriscv

  View on GitHub
  Another tiny RISC-V implementation
  ☆68Jul 19, 2021Updated 5 years ago
• lowRISC / ibex-demo-system-labs

  View on GitHub
  Labs for the Ibex Demo System
  ☆18Nov 18, 2023Updated 2 years ago
• standardsemiconductor / ice40-prim

  View on GitHub
  Lattice iCE40 Primitive IP
  ☆11Aug 16, 2026Updated 2 months ago
• OpenCAPI / oc-accel

  View on GitHub
  OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
  ☆77Aug 29, 2024Updated 2 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• CoreyChen922 / sata_2_host_controller

  View on GitHub
  Sata 2 Host Controller for FPGA implementation
  ☆18Oct 11, 2017Updated 9 years ago
• yifans / controls-group-cookbook

  View on GitHub
  控制组生存指南
  ☆11Jun 28, 2019Updated 7 years ago
• zachbe / digial-ising

  View on GitHub
  An all-digital, ring-oscillator-based Ising solver.
  ☆35May 16, 2024Updated 2 years ago
• wmy367 / Radix-2-division

  View on GitHub
  unsigned Radix-2 SRT division,基2除法
  ☆17May 12, 2015Updated 11 years ago
• cjhonlyone / ADC-lvds

  View on GitHub
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆71Oct 20, 2022Updated 4 years ago
• dougsummerville / AXI4-LITE-SPI-Peripheral

  View on GitHub
  A simple AXI4 SPI master with optional GPIO for additional control.
  ☆10Nov 26, 2022Updated 3 years ago
• ultraembedded / minispartan6

  View on GitHub
  Projects for the Scarab Minispartan6+ FPGA board
  ☆14Jun 20, 2015Updated 11 years ago