FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆32Jun 5, 2021Updated 4 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆46Jul 16, 2021Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆98Jun 6, 2020Updated 5 years ago
- Verilog module to communicate with the FT245 interface of an FTDI FT2232H☆16Nov 14, 2020Updated 5 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 3 months ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆337May 21, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Candy size USB to UART bridge.☆18Feb 18, 2021Updated 5 years ago
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆93Nov 7, 2024Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- A Motorola 68000 Computer☆24Jun 1, 2019Updated 6 years ago
- IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL☆20Jan 15, 2016Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆71Nov 21, 2021Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆63Oct 20, 2022Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Standalone SDR experiment using multicore MCU☆11Apr 12, 2018Updated 7 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆30Jul 9, 2025Updated 8 months ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Programmable persistent computers for Minecraft.☆15Feb 25, 2022Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago