FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆35Jun 5, 2021Updated 5 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆47Jul 16, 2021Updated 5 years ago
- Verilog module to communicate with the FT245 interface of an FTDI FT2232H☆17Nov 14, 2020Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 7 months ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆359May 21, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 5 years ago
- Candy size USB to UART bridge.☆18Feb 18, 2021Updated 5 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- converts catgirls to gds files☆15May 24, 2021Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- A Motorola 68000 Computer☆24Jun 1, 2019Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Analyser for the ISO7816 smart cards and SIM card protocol to be used with the Logic Analyser of Saleae.☆13Nov 2, 2018Updated 7 years ago
- IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL☆20Jan 15, 2016Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- SDRAM controller with AXI4 interface☆107Aug 8, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆92May 15, 2021Updated 5 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated 2 weeks ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆68Oct 20, 2022Updated 3 years ago
- Standalone SDR experiment using multicore MCU☆11Apr 12, 2018Updated 8 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆77Aug 29, 2024Updated last year
- ☆17Oct 6, 2023Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆157Sep 15, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- An all-digital, ring-oscillator-based Ising solver.☆34May 16, 2024Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- My minimal emacs setup☆12Aug 16, 2023Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago