ultraembedded / core_ftdi_bridgeLinks
FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆32Updated 4 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Verilog wishbone components☆116Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆46Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆71Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago