ultraembedded / core_ftdi_bridgeLinks
FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆32Updated 3 years ago
Alternatives and similar repositories for core_ftdi_bridge
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below
Sorting:
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- Verilog FT245 to AXI stream interface☆29Updated 6 years ago
- ☆46Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Wishbone interconnect utilities☆41Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Nitro USB FPGA core☆84Updated last year