ultraembedded / core_ftdi_bridge
FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
☆32Updated 3 years ago
Alternatives and similar repositories for core_ftdi_bridge:
Users that are interested in core_ftdi_bridge are comparing it to the libraries listed below
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆36Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- ☆44Updated 2 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- Extensible FPGA control platform☆57Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆64Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- Verilog FT245 to AXI stream interface☆28Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆40Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- ☆44Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆65Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last week
- Verilog wishbone components☆113Updated last year
- Small footprint and configurable JESD204B core☆41Updated last month
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago