dineshannayya / yifive_r0Links
A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆20Updated 2 years ago
Alternatives and similar repositories for yifive_r0
Users that are interested in yifive_r0 are comparing it to the libraries listed below
Sorting:
- UART models for cocotb☆29Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆20Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 7 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last week
- SystemVerilog Linter based on pyslang☆31Updated last month
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Open FPGA Modules☆23Updated 8 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- ☆26Updated 4 years ago
- APB Logic☆18Updated 6 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- ☆21Updated 5 years ago