dineshannayya / yifive_r0Links
A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆20Updated 2 years ago
Alternatives and similar repositories for yifive_r0
Users that are interested in yifive_r0 are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- APB Logic☆18Updated 5 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- ☆20Updated 5 years ago
- UART models for cocotb☆29Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Common SystemVerilog RTL modules for RgGen☆12Updated this week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆21Updated 5 years ago
- APB UVC ported to Verilator☆11Updated last year
- WISHBONE Interconnect☆11Updated 7 years ago
- ☆12Updated 10 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- ☆16Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago