dineshannayya / yifive_r0
A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆20Updated 2 years ago
Alternatives and similar repositories for yifive_r0:
Users that are interested in yifive_r0 are comparing it to the libraries listed below
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆25Updated 10 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- ☆20Updated 5 years ago
- UART models for cocotb☆28Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- ☆16Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆29Updated this week
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- ☆25Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Generic AXI master stub☆19Updated 10 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆23Updated 5 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 5 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆13Updated last week