A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆22Mar 22, 2023Updated 3 years ago
Alternatives and similar repositories for yifive_r0
Users that are interested in yifive_r0 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- ☆11Dec 9, 2023Updated 2 years ago
- Software for the FPGA_FOC project☆11Jan 21, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- ☆17Jul 14, 2024Updated 2 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 12 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆22Jun 25, 2026Updated 4 months ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆29Updated this week
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- ☆66Dec 16, 2018Updated 7 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- An implementation of the Monkey language in Python☆13Aug 12, 2024Updated 2 years ago
- Verilog ADPCM decoder compatible with OKI MSM5205☆12Jan 6, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆42Sep 21, 2021Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆177Nov 10, 2025Updated 11 months ago
- HF-RISC SoC☆39Mar 22, 2026Updated 7 months ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- ☆12May 15, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Fixed Point Kalman filter for fpga☆26May 10, 2020Updated 6 years ago
- Pure Library implementation of LiDAR Odometry and Mapping [LOAM]☆14Jul 11, 2025Updated last year
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 5 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 months ago