dineshannayya / yifive_r0
A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for yifive_r0
- APB Logic☆12Updated 9 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- ☆10Updated 4 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- APB UVC ported to Verilator☆11Updated last year
- WISHBONE Interconnect☆11Updated 7 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated last week
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- YosysHQ SVA AXI Properties☆32Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- ☆9Updated last year
- UART -> AXI Bridge☆57Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated last month
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- ☆39Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- UART models for cocotb☆23Updated last year
- ☆20Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆23Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago