A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆22Mar 22, 2023Updated 3 years ago
Alternatives and similar repositories for yifive_r0
Users that are interested in yifive_r0 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆25May 8, 2025Updated last year
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 11 years ago
- Modbus block on FPGA☆14Jul 24, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆42Sep 21, 2021Updated 5 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- Fixed Point Kalman filter for fpga☆26May 10, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated 6 months ago
- Simple SDRAM Controller for DE10-Lite.☆14Jan 20, 2019Updated 7 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 5 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 3 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆19Aug 22, 2022Updated 4 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- 用fpga实现直流电机或永磁同步伺服电机的电流环控制☆28Mar 12, 2020Updated 6 years ago
- The Complete Vue.JS Course for Beginners - Zero to Mastery, by Packt Publishing☆15Jul 20, 2023Updated 3 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago