A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
☆21Mar 22, 2023Updated 3 years ago
Alternatives and similar repositories for yifive_r0
Users that are interested in yifive_r0 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆23May 8, 2025Updated 10 months ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- ☆15Jul 14, 2024Updated last year
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Arduino compatible Risc-V Based SOC☆160Jul 14, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- Modbus block on FPGA☆14Jul 24, 2020Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- ☆20Dec 27, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- Fixed Point Kalman filter for fpga☆24May 10, 2020Updated 5 years ago
- ☆12May 15, 2022Updated 3 years ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 7 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆20Feb 9, 2020Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated last week
- ☆20Aug 22, 2022Updated 3 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 4 years ago