SPI-Flash XIP Interface (Verilog)
☆48Oct 24, 2021Updated 4 years ago
Alternatives and similar repositories for core_spiflash
Users that are interested in core_spiflash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- ☆30Jul 9, 2025Updated 8 months ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 4 months ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 11 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆81Sep 14, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。☆90Sep 14, 2023Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆308Sep 14, 2023Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。☆103Sep 14, 2023Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆132Sep 14, 2023Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- ☆14Dec 15, 2017Updated 8 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆100Sep 14, 2023Updated 2 years ago
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆25Jun 7, 2025Updated 9 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Updated this week
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆122Sep 19, 2024Updated last year
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated last year