ultraembedded/core_spiflash external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/core_spiflash

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/core_spiflash)

Close

ultraembedded / core_spiflashView on GitHubMore

• External links
• Readme badge

SPI-Flash XIP Interface (Verilog)

☆49Oct 24, 2021Updated 4 years ago

Alternatives and similar repositories for core_spiflash

Users that are interested in core_spiflash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆37Oct 31, 2021Updated 4 years ago
• drom / spi

  View on GitHub
  spi memory controller
  ☆24Jan 5, 2017Updated 9 years ago
• sergachev / spi_mem_programmer

  View on GitHub
  Small (Q)SPI flash memory programmer in Verilog
  ☆69Nov 5, 2022Updated 3 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆25Oct 16, 2025Updated 5 months ago
• shalan / QSPI_XIP_CTRL_DMC

  View on GitHub
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆12Dec 9, 2020Updated 5 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
• wtiandong / Hardware_circular_buffer_controller

  View on GitHub
  This is a circular buffer controller used in FPGA.
  ☆35Jan 12, 2016Updated 10 years ago
• Yongxiang-Guo / Verilog_spi_flash

  View on GitHub
  SPI通信实现FLASH读写
  ☆17Mar 18, 2020Updated 6 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆23Jun 10, 2018Updated 7 years ago
• haifengch / axi_interconnect

  View on GitHub
  ☆30Jul 9, 2025Updated 9 months ago
• zhemao / md5cracker

  View on GitHub
  A Hardware MD5 Cracker for the Cyclone V SoC
  ☆12Mar 25, 2015Updated 11 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆16Nov 8, 2025Updated 5 months ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆17May 21, 2014Updated 11 years ago
• ZipCPU / qspiflash

  View on GitHub
  A set of Wishbone Controlled SPI Flash Controllers
  ☆98Oct 31, 2022Updated 3 years ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• WangXuan95 / FPGA-SHA-Family

  View on GitHub
  Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。
  ☆81Sep 14, 2023Updated 2 years ago
• binfu1 / vivado-dma

  View on GitHub
  ☆10Oct 18, 2024Updated last year
• Frogwells / fpga_cmos_design

  View on GitHub
  这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西
  ☆36Nov 11, 2017Updated 8 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• Wissance / QuickSPI

  View on GitHub
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆22Nov 21, 2017Updated 8 years ago
• ultraembedded / core_usb_fs_phy

  View on GitHub
  USB Full Speed PHY
  ☆49May 3, 2020Updated 5 years ago
• WangXuan95 / FPGA-LZMA-compressor

  View on GitHub
  An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。
  ☆90Sep 14, 2023Updated 2 years ago
• WangXuan95 / FPGA-UART

  View on GitHub
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆312Sep 14, 2023Updated 2 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆52Oct 18, 2023Updated 2 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆43Jun 5, 2021Updated 4 years ago
• WangXuan95 / FPGA-PNG-decoder

  View on GitHub
  An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。
  ☆104Sep 14, 2023Updated 2 years ago
• WangXuan95 / FPGA-SDfake

  View on GitHub
  Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。
  ☆135Sep 14, 2023Updated 2 years ago
• yhqiu16 / OCOWFC

  View on GitHub
  Open-Channel Open-Way Flash Controller
  ☆23Sep 10, 2021Updated 4 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 3 years ago
• phthinh / OFDM_802_22

  View on GitHub
  ☆14Dec 15, 2017Updated 8 years ago
• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• WangXuan95 / FPGA-RMII-SMII

  View on GitHub
  An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…
  ☆100Sep 14, 2023Updated 2 years ago
• ultraembedded / core_jpeg_decoder

  View on GitHub
  HW JPEG decoder wrapper with AXI-4 DMA
  ☆38Oct 25, 2020Updated 5 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
• DiegoRosales / VHDL_Modules

  View on GitHub
  VHDL Modules
  ☆24Mar 16, 2015Updated 11 years ago
• tomverbeure / intel_jtag_primitive_blog

  View on GitHub
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Oct 31, 2021Updated 4 years ago
• XIVN1987 / Blaster

  View on GitHub
  Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.
  ☆25Jun 7, 2025Updated 10 months ago
• yedk / arm_cortex_m0_xillinx

  View on GitHub
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13May 28, 2019Updated 6 years ago
• ultraembedded / core_ftdi_bridge

  View on GitHub
  FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
  ☆33Jun 5, 2021Updated 4 years ago
• ultraembedded / cores

  View on GitHub
  Various HDL (Verilog) IP Cores
  ☆887Jul 1, 2021Updated 4 years ago
• lizhirui / AXI-SDCard-High-Speed-Controller

  View on GitHub
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆128Aug 29, 2022Updated 3 years ago