ultraembedded / core_spiflashLinks
SPI-Flash XIP Interface (Verilog)
☆45Updated 3 years ago
Alternatives and similar repositories for core_spiflash
Users that are interested in core_spiflash are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆69Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆72Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- QSPI for SoC☆22Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- ☆30Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago