ultraembedded/core_spiflash external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/core_spiflash

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/core_spiflash)

Close

ultraembedded / core_spiflashView on GitHubMore

• External links
• Readme badge

SPI-Flash XIP Interface (Verilog)

☆48Oct 24, 2021Updated 4 years ago

Alternatives and similar repositories for core_spiflash

Users that are interested in core_spiflash are comparing it to the libraries listed below

• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆33Oct 31, 2021Updated 4 years ago
• drom / spi

  View on GitHub
  spi memory controller
  ☆22Jan 5, 2017Updated 9 years ago
• haifengch / axi_interconnect

  View on GitHub
  ☆28Jul 9, 2025Updated 7 months ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• sergachev / spi_mem_programmer

  View on GitHub
  Small (Q)SPI flash memory programmer in Verilog
  ☆68Nov 5, 2022Updated 3 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 4 months ago
• shalan / QSPI_XIP_CTRL_DMC

  View on GitHub
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆12Dec 9, 2020Updated 5 years ago
• wtiandong / Hardware_circular_buffer_controller

  View on GitHub
  This is a circular buffer controller used in FPGA.
  ☆34Jan 12, 2016Updated 10 years ago
• Yongxiang-Guo / Verilog_spi_flash

  View on GitHub
  SPI通信实现FLASH读写
  ☆16Mar 18, 2020Updated 5 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Nov 8, 2025Updated 3 months ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆18May 21, 2014Updated 11 years ago
• yhqiu16 / OCOWFC

  View on GitHub
  Open-Channel Open-Way Flash Controller
  ☆22Sep 10, 2021Updated 4 years ago
• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• WangXuan95 / FPGA-SHA-Family

  View on GitHub
  Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。
  ☆81Sep 14, 2023Updated 2 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆42Jun 5, 2021Updated 4 years ago
• Frogwells / fpga_cmos_design

  View on GitHub
  这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西
  ☆36Nov 11, 2017Updated 8 years ago
• XIVN1987 / Blaster

  View on GitHub
  Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.
  ☆25Jun 7, 2025Updated 8 months ago
• Wissance / QuickSPI

  View on GitHub
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆21Nov 21, 2017Updated 8 years ago
• ultraembedded / core_jpeg_decoder

  View on GitHub
  HW JPEG decoder wrapper with AXI-4 DMA
  ☆37Oct 25, 2020Updated 5 years ago
• ultraembedded / core_audio

  View on GitHub
  Audio controller (I2S, SPDIF, DAC)
  ☆95Sep 1, 2019Updated 6 years ago
• WangXuan95 / FPGA-LZMA-compressor

  View on GitHub
  An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。
  ☆90Sep 14, 2023Updated 2 years ago
• binfu1 / vivado-dma

  View on GitHub
  ☆10Oct 18, 2024Updated last year
• ZipCPU / qspiflash

  View on GitHub
  A set of Wishbone Controlled SPI Flash Controllers
  ☆97Oct 31, 2022Updated 3 years ago
• WangXuan95 / FPGA-UART

  View on GitHub
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆300Sep 14, 2023Updated 2 years ago
• mcrl / NVMe

  View on GitHub
  ☆35Dec 10, 2023Updated 2 years ago
• WangXuan95 / FPGA-RMII-SMII

  View on GitHub
  An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…
  ☆100Sep 14, 2023Updated 2 years ago
• WangXuan95 / FPGA-SDfake

  View on GitHub
  Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。
  ☆132Sep 14, 2023Updated 2 years ago
• ultraembedded / core_usb_fs_phy

  View on GitHub
  USB Full Speed PHY
  ☆48May 3, 2020Updated 5 years ago
• DiegoRosales / VHDL_Modules

  View on GitHub
  VHDL Modules
  ☆24Mar 16, 2015Updated 10 years ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• Wiznet-ShenZhen / MH1903SEVB_Routine

  View on GitHub
  ☆11Apr 13, 2022Updated 3 years ago
• zhemao / md5cracker

  View on GitHub
  A Hardware MD5 Cracker for the Cyclone V SoC
  ☆12Mar 25, 2015Updated 10 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆51Oct 18, 2023Updated 2 years ago
• WangXuan95 / FPGA-CAN

  View on GitHub
  An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。
  ☆335Sep 15, 2023Updated 2 years ago
• WangXuan95 / FPGA-PNG-decoder

  View on GitHub
  An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。
  ☆103Sep 14, 2023Updated 2 years ago
• ultraembedded / minispartan6-audio

  View on GitHub
  miniSpartan6+ (Spartan6) FPGA based MP3 Player
  ☆27Sep 2, 2019Updated 6 years ago
• lewiz-support / LMAC_CORE1

  View on GitHub
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Apr 3, 2023Updated 2 years ago