ultraembedded / core_ft60x_axiLinks
FTDI FT600 SuperSpeed USB3.0 to AXI bus master
☆94Updated 5 years ago
Alternatives and similar repositories for core_ft60x_axi
Users that are interested in core_ft60x_axi are comparing it to the libraries listed below
Sorting:
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆86Updated 8 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog wishbone components☆119Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- ☆26Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Verilog SPI master and slave☆60Updated 9 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago