ultraembedded / core_ft60x_axiLinks
FTDI FT600 SuperSpeed USB3.0 to AXI bus master
☆94Updated 5 years ago
Alternatives and similar repositories for core_ft60x_axi
Users that are interested in core_ft60x_axi are comparing it to the libraries listed below
Sorting:
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated last week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆33Updated 4 years ago
- Verilog wishbone components☆118Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆231Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆74Updated 3 years ago
- ☆86Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A simple DDR3 memory controller☆59Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago