ultraembedded / core_ft60x_axiLinks
FTDI FT600 SuperSpeed USB3.0 to AXI bus master
☆94Updated 4 years ago
Alternatives and similar repositories for core_ft60x_axi
Users that are interested in core_ft60x_axi are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- ☆85Updated 8 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆215Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- FPGA Logic Analyzer and GUI☆131Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Verilog SPI master and slave☆54Updated 9 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- ☆64Updated 2 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- Verilog wishbone components☆115Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- ☆70Updated 3 years ago