ultraembedded / core_ft60x_axi
FTDI FT600 SuperSpeed USB3.0 to AXI bus master
☆93Updated 4 years ago
Alternatives and similar repositories for core_ft60x_axi:
Users that are interested in core_ft60x_axi are comparing it to the libraries listed below
- UART -> AXI Bridge☆60Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Verilog wishbone components☆113Updated last year
- Control and Status Register map generator for HDL projects☆110Updated 3 weeks ago
- IEEE P1735 decryptor for VHDL☆30Updated 9 years ago
- ☆60Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- Verilog digital signal processing components☆129Updated 2 years ago
- ☆82Updated 7 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆145Updated 2 weeks ago
- Extensible FPGA control platform☆59Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆50Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- Control and status register code generator toolchain☆115Updated last week
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- ☆56Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- USB Full Speed PHY☆41Updated 4 years ago