Alternatives and similar repositories for sdram-controller:

Users that are interested in sdram-controller are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆315Updated 10 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆760Updated 3 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆294Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆461Updated 3 weeks ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆591Updated 3 weeks ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆229Updated 2 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆277Updated last year
• jamieiles / uart
  Verilog UART
  ☆146Updated 11 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆293Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated last week
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆436Updated 2 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆317Updated 9 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆245Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆410Updated last week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆578Updated 2 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆121Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆194Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆563Updated 7 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated this week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆387Updated 8 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆238Updated 2 months ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆132Updated 9 months ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆244Updated 6 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆109Updated 6 years ago