Alternatives and similar repositories for sdram-controller:

Users that are interested in sdram-controller are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆408Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆743Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆446Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆300Updated 9 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆521Updated 2 weeks ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆225Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆576Updated 7 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆777Updated 6 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆270Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆288Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆564Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆591Updated this week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆233Updated last year
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆143Updated 2 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆265Updated this week
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆192Updated 9 months ago
• jamieiles / uart
  Verilog UART
  ☆139Updated 11 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆186Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆389Updated 5 months ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆124Updated 10 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆562Updated 6 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆119Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆419Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,204Updated 3 weeks ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆237Updated 11 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆511Updated 3 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆242Updated 5 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆285Updated 3 years ago