Alternatives and similar repositories for sdram-controller

Users that are interested in sdram-controller are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆548Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆528Updated 10 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆623Updated 9 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆410Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆673Updated 10 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆282Updated 5 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆320Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆559Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆188Updated 12 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆320Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆864Updated 4 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆408Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆236Updated 3 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆568Updated 2 weeks ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆160Updated 10 months ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆130Updated 3 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆219Updated last year
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆221Updated 5 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆166Updated 6 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆854Updated 10 months ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆145Updated 11 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆265Updated 6 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆694Updated 3 weeks ago
• RoaLogic / ahb3lite_interconnect
  AHB3-Lite Interconnect
  ☆108Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆168Updated 3 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆148Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆235Updated 2 years ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆112Updated 2 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆134Updated 7 years ago