Verilog SDRAM memory controller
☆360May 13, 2017Updated 8 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆682Feb 27, 2025Updated last year
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆332Sep 14, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆203Sep 15, 2023Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆78Jul 26, 2018Updated 7 years ago
- SDRAM controller with AXI4 interface☆102Aug 8, 2019Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆124Nov 13, 2021Updated 4 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated last week
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- ☆77Feb 4, 2021Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆87Apr 8, 2024Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago