stffrdhrn / sdram-controllerLinks
Verilog SDRAM memory controller
☆337Updated 8 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago
- Verilog UART☆497Updated 5 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆357Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆509Updated 2 years ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Various HDL (Verilog) IP Cores☆823Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆635Updated 5 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆233Updated 2 years ago
- Verilog UART☆177Updated 12 years ago
- A simple, basic, formally verified UART controller☆307Updated last year
- SPI Master for FPGA - VHDL and Verilog☆297Updated last year
- Opensource DDR3 Controller☆371Updated last month
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆207Updated last year
- AXI interface modules for Cocotb☆276Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆328Updated last month
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- lowRISC Style Guides☆445Updated last month
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆251Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆304Updated 3 months ago
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆661Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- Common SystemVerilog components☆637Updated last week
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Example designs for FPGA Drive FMC☆258Updated 6 months ago