Verilog SDRAM memory controller
☆388May 13, 2017Updated 9 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Verilog UART☆591Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,140Feb 27, 2025Updated last year
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- AHB DMA 32 / 64 bits☆64Jul 17, 2014Updated 12 years ago
- A FPGA core for a simple SDRAM controller.☆127Nov 13, 2021Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Small footprint and configurable DRAM core☆568Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 7 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆223Sep 15, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 4 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- SDRAM controller with AXI4 interface☆110Aug 8, 2019Updated 7 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- Verilog modules required to get the OV7670 camera working☆88Jul 26, 2018Updated 8 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆87Sep 7, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆272Jan 28, 2026Updated 9 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- Verilog PCI express components☆1,677Apr 26, 2024Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago