stffrdhrn / sdram-controllerLinks
Verilog SDRAM memory controller
☆334Updated 8 years ago
Alternatives and similar repositories for sdram-controller
Users that are interested in sdram-controller are comparing it to the libraries listed below
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆475Updated 3 years ago
- Verilog UART☆490Updated 3 months ago
- Various HDL (Verilog) IP Cores☆813Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆624Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆353Updated last year
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆232Updated 2 years ago
- Opensource DDR3 Controller☆347Updated last week
- Bus bridges and other odds and ends☆568Updated 2 months ago
- SPI Master for FPGA - VHDL and Verilog☆294Updated last year
- Verilog UART☆172Updated 12 years ago
- A simple, basic, formally verified UART controller☆304Updated last year
- SystemVerilog to Verilog conversion☆639Updated last month
- AXI interface modules for Cocotb☆267Updated last year
- Common SystemVerilog components☆629Updated this week
- The UVM written in Python☆434Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆499Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆207Updated last year
- lowRISC Style Guides☆436Updated last week
- SPI Slave for FPGA in Verilog and VHDL☆201Updated last year
- synthesiseable ieee 754 floating point library in verilog☆645Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- WISHBONE SD Card Controller IP Core☆124Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆149Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- AMBA AXI VIP☆405Updated 11 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆264Updated this week
- A Verilog implementation of DisplayPort protocol for FPGAs☆250Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆294Updated 2 months ago