Alternatives and similar repositories for sdram-controller

Users that are interested in sdram-controller are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆374Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆504Updated 6 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• jamieiles / uart
  Verilog UART
  ☆180Updated 12 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆300Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆517Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 3 months ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆235Updated 2 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆212Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆281Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆367Updated this week
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆157Updated 6 months ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆141Updated 11 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆420Updated last year
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆127Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆432Updated 3 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆218Updated 5 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆155Updated 2 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆280Updated 3 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆464Updated 5 years ago