Starrynightzyq / Fractional-N-DIVLinks
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 4 years ago
Alternatives and similar repositories for Fractional-N-DIV
Users that are interested in Fractional-N-DIV are comparing it to the libraries listed below
Sorting:
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆28Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆67Updated last year
- All digital PLL☆28Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Python library for SerDes modelling☆69Updated 10 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Solve one design problem each day for a month☆43Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- A python3 gm/ID starter kit☆48Updated 9 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- ☆12Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated last month
- ☆41Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆89Updated last month
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆14Updated 7 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆25Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated last year
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆22Updated last year
- ☆19Updated 10 years ago