Starrynightzyq / Fractional-N-DIV
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Fractional-N-DIV
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆24Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- All digital PLL☆24Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆42Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 8 months ago
- ☆10Updated 4 months ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- ☆39Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated last week
- SystemVerilog examples and projects☆17Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Solve one design problem each day for a month☆38Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆29Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Python library for SerDes modelling☆57Updated 4 months ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- ☆12Updated 2 years ago