Starrynightzyq / Fractional-N-DIV
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 3 years ago
Alternatives and similar repositories for Fractional-N-DIV:
Users that are interested in Fractional-N-DIV are comparing it to the libraries listed below
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆25Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆61Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆23Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆33Updated 10 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆61Updated 9 months ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- ☆40Updated 2 years ago
- A python3 gm/ID starter kit☆44Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Solve one design problem each day for a month☆39Updated last year
- All digital PLL☆26Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆53Updated 9 months ago
- ☆11Updated 6 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆68Updated 2 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- Read Spectre PSF files☆55Updated 2 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆12Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆114Updated 10 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆52Updated 7 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆46Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆57Updated 11 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- This is the repository for the IEEE version of the book☆53Updated 4 years ago