Starrynightzyq / Fractional-N-DIV
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Fractional-N-DIV
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆24Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆41Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 7 months ago
- All digital PLL☆24Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- Maven Silicon Project☆18Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- Read Spectre PSF files☆51Updated 6 months ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆11Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- DMA Hardware Description with Verilog☆10Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- A python3 gm/ID starter kit☆39Updated 2 months ago
- Static Timing Analysis Full Course☆43Updated last year
- ☆10Updated 3 months ago
- Some useful documents of Synopsys☆46Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 8 months ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- ☆16Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated 8 months ago