Starrynightzyq / Fractional-N-DIV
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 4 years ago
Alternatives and similar repositories for Fractional-N-DIV:
Users that are interested in Fractional-N-DIV are comparing it to the libraries listed below
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 6 years ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- Advanced integrated circuits 2023☆30Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- ☆40Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆136Updated last month
- Read Spectre PSF files☆60Updated 2 weeks ago
- All digital PLL☆28Updated 7 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- ☆77Updated 3 months ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago