Starrynightzyq / Fractional-N-DIV
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 3 years ago
Alternatives and similar repositories for Fractional-N-DIV:
Users that are interested in Fractional-N-DIV are comparing it to the libraries listed below
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆26Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆42Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- A python3 gm/ID starter kit☆46Updated 5 months ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 11 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Solve one design problem each day for a month☆39Updated 2 years ago
- ☆12Updated 2 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆46Updated 3 years ago
- ☆40Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- Read Spectre PSF files☆56Updated 3 months ago
- ☆12Updated 7 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆51Updated 6 years ago
- All digital PLL☆27Updated 7 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Advanced integrated circuits 2023☆30Updated 11 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago