Starrynightzyq / Fractional-N-DIVView external linksLinks
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆16Apr 25, 2021Updated 4 years ago
Alternatives and similar repositories for Fractional-N-DIV
Users that are interested in Fractional-N-DIV are comparing it to the libraries listed below
Sorting:
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33May 28, 2021Updated 4 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆21Jan 22, 2026Updated 3 weeks ago
- ☆21Jun 17, 2014Updated 11 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆28Dec 12, 2025Updated 2 months ago
- Open-source version of SLiCAP, implemented in python☆37Nov 30, 2024Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 3 years ago
- Solve one design problem each day for a month☆49Feb 3, 2023Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- A simple webhook listener for Tradingview☆10Dec 27, 2021Updated 4 years ago
- AIV - AI Valve: Pipes for AI☆18Jun 4, 2025Updated 8 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- ☆13May 10, 2025Updated 9 months ago
- TextFilter.exe graphical text file filtering utility.☆13May 20, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- Terminal-based context management for AI driven development☆21Oct 3, 2025Updated 4 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- Verilog implementation of 74181 ALU chip☆12Oct 8, 2017Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆16Updated this week
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- Dynamic Neural Network☆11Feb 28, 2025Updated 11 months ago
- Automatically exported from code.google.com/p/bicubic-interpolation-image-processing☆10Jan 27, 2016Updated 10 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- ideas and eda software for vlsi design☆51Feb 6, 2026Updated last week
- AXI-4 RAM Tester Component☆20Aug 5, 2020Updated 5 years ago