Starrynightzyq / Fractional-N-DIVLinks
A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
☆13Updated 4 years ago
Alternatives and similar repositories for Fractional-N-DIV
Users that are interested in Fractional-N-DIV are comparing it to the libraries listed below
Sorting:
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆31Updated 6 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- A python3 gm/ID starter kit☆51Updated 11 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- ☆19Updated 11 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- APB Logic☆19Updated this week
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆208Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- ideas and eda software for vlsi design☆50Updated last week
- Python Tool for UVM Testbench Generation☆53Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated 3 weeks ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆46Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆20Updated 6 months ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆63Updated 7 years ago