ultraembedded / core_usb_uartLinks
USB serial device (CDC-ACM)
☆40Updated 5 years ago
Alternatives and similar repositories for core_usb_uart
Users that are interested in core_usb_uart are comparing it to the libraries listed below
Sorting:
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆86Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆83Updated 8 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- ☆45Updated 2 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆109Updated last year
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆22Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆64Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago