ultraembedded / core_usb_uartLinks
USB serial device (CDC-ACM)
☆38Updated 4 years ago
Alternatives and similar repositories for core_usb_uart
Users that are interested in core_usb_uart are comparing it to the libraries listed below
Sorting:
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- SDIO Device Verilog Core☆22Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- ☆45Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆46Updated 3 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆57Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆63Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago