ultraembedded / core_mmc
MMC (and derivative standards) host controller
☆24Updated 4 years ago
Alternatives and similar repositories for core_mmc:
Users that are interested in core_mmc are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- USB Full Speed PHY☆44Updated 4 years ago
- ☆30Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 5 months ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- PCI bridge☆18Updated 10 years ago
- simple hyperram controller☆11Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Xilinx IP repository☆13Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago