MMC (and derivative standards) host controller
☆25Sep 14, 2020Updated 5 years ago
Alternatives and similar repositories for core_mmc
Users that are interested in core_mmc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 128KB AXI cache (32-bit in, 256-bit out)☆56May 10, 2021Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- RISC-V 32-bit Linux From Scratch☆35May 10, 2020Updated 5 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆99Jun 6, 2020Updated 5 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 10 months ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- An Arduino library for controlling and communicating with Rui Deng Tech digital control power supplies like the DPS5020☆10May 3, 2021Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- The SparkFun Pro Micro - RP2350 is a compact and versatile development board built around Raspberry Pi's RP2350 microcontroller.☆13Dec 4, 2024Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- Library for forward-error-correction with Reed-Solomon codes☆13Jul 3, 2020Updated 5 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆40Updated this week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Apr 20, 2026Updated last week
- Stuff to put a FPGA in a Macintosh IIsi☆16Mar 29, 2026Updated last month
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- lichee-nano-one-key-package☆12Jul 17, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Software implementation of DVB-T2☆17Oct 31, 2018Updated 7 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 11 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆66Mar 15, 2022Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆99Jun 6, 2020Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago