zhouqinghua / zqh_riscv
zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this project Now it's focusing on Embedded system
☆36Updated 3 years ago
Alternatives and similar repositories for zqh_riscv:
Users that are interested in zqh_riscv are comparing it to the libraries listed below
- ☆16Updated 5 years ago
- ☆57Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Implementation of the PCIe physical layer☆37Updated 2 months ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Updated 3 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 7 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- ☆36Updated 6 years ago
- ☆14Updated 5 years ago
- ☆31Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆36Updated 10 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Peripheral Interface of FPGA☆34Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago