zhouqinghua / zqh_riscvLinks
zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this project Now it's focusing on Embedded system
☆38Updated 3 years ago
Alternatives and similar repositories for zqh_riscv
Users that are interested in zqh_riscv are comparing it to the libraries listed below
Sorting:
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 10 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- DMA Hardware Description with Verilog☆15Updated 5 years ago
- systemc建模相关☆27Updated 11 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- ☆36Updated 6 years ago
- ☆29Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- This is the repository for the IEEE version of the book☆68Updated 4 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- ☆59Updated 2 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆73Updated 3 years ago
- AXI Interconnect☆51Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year