zhouqinghua / zqh_riscvLinks
zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this project Now it's focusing on Embedded system
☆37Updated 3 years ago
Alternatives and similar repositories for zqh_riscv
Users that are interested in zqh_riscv are comparing it to the libraries listed below
Sorting:
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆68Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Implementation of the PCIe physical layer☆43Updated last month
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- ☆31Updated 3 months ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Updated 3 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 10 months ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- OpenXuantie - OpenE902 Core☆152Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆36Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- ☆16Updated 6 years ago
- ☆27Updated 4 years ago
- ☆87Updated 3 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated last year
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago