zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this project Now it's focusing on Embedded system
☆42Sep 21, 2021Updated 5 years ago
Alternatives and similar repositories for zqh_riscv
Users that are interested in zqh_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 3 years ago
- Development of AXI4 Accelerated VIP☆33Apr 3, 2023Updated 3 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- verilog☆21Jun 26, 2023Updated 3 years ago
- ☆30Mar 13, 2025Updated last year
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆20Apr 17, 2021Updated 5 years ago
- ☆27Oct 25, 2026Updated last week
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆26Jun 17, 2014Updated 12 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- Peripheral Interface of FPGA☆46Jun 13, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- The BT656_out module is a configurable BT.656 video encoder that supports both 8-bit and 10-bit video output formats. This implementation…☆16Jan 6, 2026Updated 9 months ago
- ☆14Jun 30, 2019Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago