Various HDL (Verilog) IP Cores
☆876Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below
Sorting:
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- HDL libraries and projects☆1,861Updated this week
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- Common SystemVerilog components☆713Updated this week
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆864Dec 6, 2024Updated last year
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,509Dec 8, 2025Updated 2 months ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago