ultraembedded / coresLinks
Various HDL (Verilog) IP Cores
☆828Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆641Updated 5 months ago
- Verilog UART☆503Updated 5 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆505Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆822Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- Verilog PCI express components☆1,410Updated last year
- Bus bridges and other odds and ends☆582Updated 4 months ago
- The RIFFA development repository☆844Updated last year
- ☆631Updated last month
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆513Updated 2 years ago
- Verilog SDRAM memory controller☆339Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- Common SystemVerilog components☆649Updated last week
- synthesiseable ieee 754 floating point library in verilog☆666Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆929Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- Must-have verilog systemverilog modules☆1,828Updated 3 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- AMBA bus lecture material☆460Updated 5 years ago
- HDL libraries and projects☆1,721Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆564Updated 3 years ago
- training labs and examples☆432Updated 3 years ago
- An Open-source FPGA IP Generator☆984Updated this week
- VeeR EH1 core☆889Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆345Updated 2 weeks ago