Various HDL (Verilog) IP Cores
☆902Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,958Mar 12, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆591Oct 10, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Ethernet components for FPGA implementation☆2,959Feb 27, 2025Updated last year
- HDL libraries and projects☆1,927Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆619Mar 15, 2018Updated 8 years ago
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- Verilog UART☆562Feb 27, 2025Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 6 years ago
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic USB-CDC device core (Verilog)☆90May 15, 2021Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆701Feb 27, 2025Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆239Oct 30, 2022Updated 3 years ago
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- Basic RISC-V Test SoC☆193Apr 7, 2019Updated 7 years ago
- A simple, basic, formally verified UART controller☆338Jan 29, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,540Dec 8, 2025Updated 5 months ago
- Verilog AXI stream components for FPGA implementation☆890Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆894Dec 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common SystemVerilog components☆751Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Audio controller (I2S, SPDIF, DAC)☆97Sep 1, 2019Updated 6 years ago
- Verilog SDRAM memory controller☆368May 13, 2017Updated 9 years ago
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆86Aug 9, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- USB3 PIPE interface for Xilinx 7-Series☆258Apr 3, 2026Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆601Jan 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆452Feb 13, 2026Updated 3 months ago
- SPI Slave for FPGA in Verilog and VHDL☆230May 11, 2024Updated 2 years ago