Alternatives and similar repositories for cores:

Users that are interested in cores are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆602Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,272Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,692Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,256Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆441Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆326Updated 11 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆544Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆572Updated 7 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆606Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,049Updated 2 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆280Updated last year
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆326Updated 7 years ago
• Digilent / vivado-library
  ☆613Updated 9 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,276Updated 11 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆908Updated 5 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆997Updated 3 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,762Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆818Updated 10 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆615Updated 2 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆490Updated 5 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆428Updated 5 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆299Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆419Updated last month
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆230Updated 2 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆480Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆869Updated last year