ultraembedded / coresLinks
Various HDL (Verilog) IP Cores
☆823Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆635Updated 5 months ago
- Verilog UART☆497Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆590Updated 7 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- Verilog AXI components for FPGA implementation☆1,783Updated 5 months ago
- Verilog PCI express components☆1,396Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- Bus bridges and other odds and ends☆576Updated 3 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆510Updated 2 years ago
- ☆627Updated last week
- Verilog SDRAM memory controller☆337Updated 8 years ago
- Common SystemVerilog components☆642Updated last week
- Verilog library for ASIC and FPGA designers☆1,322Updated last year
- synthesiseable ieee 754 floating point library in verilog☆663Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- The RIFFA development repository☆839Updated last year
- 32-bit Superscalar RISC-V CPU☆1,069Updated 3 years ago
- Must-have verilog systemverilog modules☆1,816Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- AMBA bus lecture material☆454Updated 5 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆559Updated 3 years ago
- SystemVerilog to Verilog conversion☆653Updated last month
- training labs and examples☆431Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆785Updated 7 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆979Updated 2 weeks ago
- Opensource DDR3 Controller☆371Updated last month