Various HDL (Verilog) IP Cores
☆879Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- HDL libraries and projects☆1,878Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 8 years ago
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- Verilog UART☆540Feb 27, 2025Updated last year
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆688Feb 27, 2025Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Basic RISC-V Test SoC☆180Apr 7, 2019Updated 6 years ago
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆875Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆865Dec 6, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- Common SystemVerilog components☆728Updated this week
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- Verilog SDRAM memory controller☆363May 13, 2017Updated 8 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆252Jan 2, 2026Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆575Jan 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- SPI Slave for FPGA in Verilog and VHDL☆229May 11, 2024Updated last year