ultraembedded / coresLinks
Various HDL (Verilog) IP Cores
☆802Updated 3 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Verilog UART☆487Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- Verilog AXI components for FPGA implementation☆1,729Updated 3 months ago
- Bus bridges and other odds and ends☆563Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Verilog PCI express components☆1,312Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- Common SystemVerilog components☆623Updated this week
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- The RIFFA development repository☆829Updated 11 months ago
- ☆617Updated 11 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- Verilog SDRAM memory controller☆332Updated 8 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆490Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- AMBA bus lecture material☆440Updated 5 years ago
- SPI Master for FPGA - VHDL and Verilog☆291Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆384Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- Must-have verilog systemverilog modules☆1,786Updated last month
- training labs and examples☆423Updated 2 years ago
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- lowRISC Style Guides☆429Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 3 weeks ago
- Opensource DDR3 Controller☆333Updated last week