Various HDL (Verilog) IP Cores
☆887Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,948Mar 12, 2026Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆585Oct 10, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- HDL libraries and projects☆1,893Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆617Mar 15, 2018Updated 8 years ago
- RISC-V CPU Core (RV32IM)☆1,692Sep 18, 2021Updated 4 years ago
- Verilog UART☆546Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆660Mar 10, 2026Updated last month
- Verilog PCI express components☆1,568Apr 26, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Basic USB-CDC device core (Verilog)☆89May 15, 2021Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- Basic RISC-V Test SoC☆185Apr 7, 2019Updated 7 years ago
- A simple, basic, formally verified UART controller☆330Jan 29, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,533Dec 8, 2025Updated 4 months ago
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆871Dec 6, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Common SystemVerilog components☆733Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- Audio controller (I2S, SPDIF, DAC)☆96Sep 1, 2019Updated 6 years ago
- Verilog SDRAM memory controller☆364May 13, 2017Updated 8 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆85Aug 9, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- USB3 PIPE interface for Xilinx 7-Series☆252Apr 3, 2026Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆584Jan 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆437Feb 13, 2026Updated last month
- SPI Slave for FPGA in Verilog and VHDL☆230May 11, 2024Updated last year