Various HDL (Verilog) IP Cores
☆939Jul 1, 2021Updated 5 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- Verilog UART☆591Feb 27, 2025Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- HDL libraries and projects☆2,045Updated this week
- Verilog PCI express components☆1,677Apr 26, 2024Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,809Sep 18, 2021Updated 5 years ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆95May 15, 2021Updated 5 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 4 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog digital signal processing components☆196Oct 30, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Verilog AXI stream components for FPGA implementation☆922Feb 27, 2025Updated last year
- Verilog SDRAM memory controller☆388May 13, 2017Updated 9 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆495Oct 17, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆934Dec 6, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,964Sep 25, 2026Updated last month
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago