Various HDL (Verilog) IP Cores
☆935Jul 1, 2021Updated 5 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,026Mar 12, 2026Updated 6 months ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆640Oct 10, 2021Updated 5 years ago
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Ethernet components for FPGA implementation☆3,121Feb 27, 2025Updated last year
- HDL libraries and projects☆2,027Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,716Sep 24, 2026Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,800Sep 18, 2021Updated 5 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- Verilog UART☆587Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆706Sep 11, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic USB-CDC device core (Verilog)☆94May 15, 2021Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Basic RISC-V Test SoC☆213Apr 7, 2019Updated 7 years ago
- AMBA bus lecture material☆556Jan 21, 2020Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,590Sep 16, 2026Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆353Jan 29, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆921Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆930Dec 6, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,622Sep 4, 2026Updated last month
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated 2 weeks ago
- Verilog SDRAM memory controller☆384May 13, 2017Updated 9 years ago
- Verilog digital signal processing components☆195Oct 30, 2022Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- USB3 PIPE interface for Xilinx 7-Series☆273Oct 4, 2026Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆628Jan 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆485Sep 3, 2026Updated last month
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago