ultraembedded / coresLinks
Various HDL (Verilog) IP Cores
☆835Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- Verilog UART☆506Updated 7 months ago
- Verilog AXI stream components for FPGA implementation☆831Updated 7 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆1,823Updated 7 months ago
- Verilog PCI express components☆1,435Updated last year
- The RIFFA development repository☆849Updated last year
- ☆639Updated 2 months ago
- Verilog SDRAM memory controller☆346Updated 8 years ago
- Common SystemVerilog components☆660Updated last week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆523Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆394Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- Must-have verilog systemverilog modules☆1,843Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- AMBA bus lecture material☆467Updated 5 years ago
- training labs and examples☆432Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- An Open-source FPGA IP Generator☆1,002Updated this week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- lowRISC Style Guides☆457Updated 3 months ago