Various HDL (Verilog) IP Cores
☆934Jul 1, 2021Updated 5 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 6 months ago
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆634Oct 10, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Ethernet components for FPGA implementation☆3,099Feb 27, 2025Updated last year
- HDL libraries and projects☆2,017Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- RISC-V CPU Core (RV32IM)☆1,791Sep 18, 2021Updated 5 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆630Mar 15, 2018Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- Verilog UART☆583Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Basic USB-CDC device core (Verilog)☆94May 15, 2021Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆728Feb 27, 2025Updated last year
- Basic RISC-V Test SoC☆209Apr 7, 2019Updated 7 years ago
- AMBA bus lecture material☆554Jan 21, 2020Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,586Updated this week
- A simple, basic, formally verified UART controller☆350Jan 29, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆917Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆922Dec 6, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- Common SystemVerilog components☆799Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,267Updated this week
- Verilog SDRAM memory controller☆382May 13, 2017Updated 9 years ago
- Verilog digital signal processing components☆193Oct 30, 2022Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB3 PIPE interface for Xilinx 7-Series☆271Apr 3, 2026Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆104Jun 6, 2020Updated 6 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆626Jan 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆483Sep 3, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week