Various HDL (Verilog) IP Cores
☆929Jul 1, 2021Updated 5 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,006Mar 12, 2026Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆1,287Sep 18, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆623Oct 10, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,110Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- HDL libraries and projects☆1,994Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Aug 5, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,763Sep 18, 2021Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆626Mar 15, 2018Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- Verilog PCI express components☆1,641Apr 26, 2024Updated 2 years ago
- Verilog UART☆575Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆692Jun 2, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆715Feb 27, 2025Updated last year
- Basic RISC-V Test SoC☆206Apr 7, 2019Updated 7 years ago
- AMBA bus lecture material☆547Jan 21, 2020Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆242Oct 30, 2022Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,572Dec 8, 2025Updated 8 months ago
- A simple, basic, formally verified UART controller☆346Jan 29, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆910Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆916Dec 6, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- Common SystemVerilog components☆781Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- Verilog SDRAM memory controller☆377May 13, 2017Updated 9 years ago
- Verilog digital signal processing components☆188Oct 30, 2022Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆102Jun 6, 2020Updated 6 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆619Jan 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆471Feb 13, 2026Updated 5 months ago
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago