ultraembedded / coresLinks
Various HDL (Verilog) IP Cores
☆840Updated 4 years ago
Alternatives and similar repositories for cores
Users that are interested in cores are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆650Updated 7 months ago
- Verilog UART☆506Updated 7 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆834Updated 7 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆596Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Bus bridges and other odds and ends☆595Updated 6 months ago
- Verilog AXI components for FPGA implementation☆1,831Updated 7 months ago
- ☆642Updated 3 months ago
- Verilog PCI express components☆1,446Updated last year
- Verilog SDRAM memory controller☆349Updated 8 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- The RIFFA development repository☆849Updated last year
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆527Updated 2 years ago
- Common SystemVerilog components☆665Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- ☆467Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- AMBA bus lecture material☆471Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- training labs and examples☆434Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Must-have verilog systemverilog modules☆1,859Updated 2 months ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆517Updated 11 months ago