rbarzic / ml-ahb-genLinks
A Verilog AMBA AHB Multilayer interconnect generator
☆12Updated 8 years ago
Alternatives and similar repositories for ml-ahb-gen
Users that are interested in ml-ahb-gen are comparing it to the libraries listed below
Sorting:
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆70Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- ☆37Updated 10 years ago
- ☆16Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- AHB3-Lite Interconnect☆93Updated last year
- UVM candy lover testbench which uses YASA as simulation script☆17Updated 5 years ago
- DOULOS Easier UVM Code Generator☆36Updated 8 years ago
- ☆21Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆14Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago