rbarzic / ml-ahb-gen
A Verilog AMBA AHB Multilayer interconnect generator
☆12Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for ml-ahb-gen
- ☆34Updated 9 years ago
- ☆16Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- ☆33Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- ☆16Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆15Updated 6 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago