habibagamal / SoC_AutomationView external linksLinks
SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.
☆39Dec 4, 2020Updated 5 years ago
Alternatives and similar repositories for SoC_Automation
Users that are interested in SoC_Automation are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- ☆18Oct 6, 2025Updated 4 months ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33May 28, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆77Jan 16, 2026Updated last month
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- RISC-V vector extension ISA simulation☆16Jun 11, 2019Updated 6 years ago
- [UAV] - [STM32F103] - 6 Axes sensor MPU6050 - Quaternion & Euler Angles Compute - PID Controller☆12Oct 17, 2016Updated 9 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated last month
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Testbenches for HDL projects☆22Updated this week
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在 上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- The Bitcraze website☆20Feb 3, 2026Updated last week
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 5 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Simulate ngSpice netlist on Web☆16Oct 20, 2016Updated 9 years ago