habibagamal / SoC_AutomationLinks
SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.
☆38Updated 4 years ago
Alternatives and similar repositories for SoC_Automation
Users that are interested in SoC_Automation are comparing it to the libraries listed below
Sorting:
- Python Tool for UVM Testbench Generation☆52Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- ☆41Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SRAM☆22Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- SystemVerilog Linter based on pyslang☆30Updated last month
- ☆20Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- Various low power labs using sky130☆12Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- APB UVC ported to Verilator☆11Updated last year
- ☆32Updated 4 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- APB Logic☆18Updated 5 months ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- ☆21Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- ☆29Updated last month