habibagamal / SoC_AutomationLinks
SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.
☆38Updated 4 years ago
Alternatives and similar repositories for SoC_Automation
Users that are interested in SoC_Automation are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- SRAM☆22Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆20Updated 5 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- Platform Level Interrupt Controller☆41Updated last year
- ☆41Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31Updated last month
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 10 months ago
- ☆10Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆31Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆21Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago