habibagamal / SoC_AutomationLinks
SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.
☆39Updated 4 years ago
Alternatives and similar repositories for SoC_Automation
Users that are interested in SoC_Automation are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- ☆43Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆40Updated 4 months ago
- ☆20Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆30Updated last month
- SRAM☆22Updated 5 years ago
- Open Source PHY v2☆31Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- UART cocotb module☆11Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Open source process design kit for 28nm open process☆65Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Platform Level Interrupt Controller☆43Updated last year