SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.
☆41Dec 4, 2020Updated 5 years ago
Alternatives and similar repositories for SoC_Automation
Users that are interested in SoC_Automation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 6, 2025Updated last year
- personal practice☆11Sep 18, 2026Updated last month
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆78Oct 29, 2026Updated last week
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 9 months ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IOPMP IP☆27Jul 11, 2025Updated last year
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 6 years ago
- Mathematical Functions in Verilog☆101Mar 7, 2021Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- A complete open-source design-for-testing (DFT) Solution☆211Aug 30, 2025Updated last year
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- ☆26Jun 17, 2014Updated 12 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- YosysHQ SVA AXI Properties☆59Feb 7, 2023Updated 3 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 11 months ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Oct 25, 2026Updated last week
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 7 months ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago