Verdvana / Async_FIFOLinks
位宽和深度可定制的异步FIFO
☆13Updated last year
Alternatives and similar repositories for Async_FIFO
Users that are interested in Async_FIFO are comparing it to the libraries listed below
Sorting:
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- ☆20Updated 2 years ago
- ☆12Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆26Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- Direct Access Memory for MPSoC☆13Updated 2 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- ☆16Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- OpenExSys_NoC a mesh-based network on chip IP.☆15Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆17Updated last month