Verdvana / Async_FIFOLinks
位宽和深度可定制的异步FIFO
☆13Updated last year
Alternatives and similar repositories for Async_FIFO
Users that are interested in Async_FIFO are comparing it to the libraries listed below
Sorting:
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆16Updated 6 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- ☆25Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 9 years ago
- ☆20Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Example of a full DC synthesis script for a simple design☆11Updated 6 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆15Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆12Updated 9 years ago
- Verification IP for UART protocol☆17Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago