Verdvana / Async_FIFO
位宽和深度可定制的异步FIFO
☆12Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for Async_FIFO
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- ☆14Updated 2 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆18Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- ☆21Updated 3 years ago
- ☆16Updated 5 years ago
- ☆9Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 4 years ago
- ☆16Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- NoC based MPSoC☆10Updated 10 years ago
- ☆17Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago