openasic-org / xk265
xk265:HEVC/H.265 Video Encoder IP Core (RTL)
☆248Updated 2 years ago
Alternatives and similar repositories for xk265:
Users that are interested in xk265 are comparing it to the libraries listed below
- H264视频解码verilog实现☆81Updated 7 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆72Updated 3 years ago
- High throughput JPEG decoder in Verilog for FPGA☆227Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆206Updated 9 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆124Updated last year
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆36Updated 2 years ago
- ☆132Updated 10 years ago
- image processing based FPGA☆104Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆335Updated last year
- JPEG Encoder Verilog☆76Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- xkISP:Xinkai ISP IP Core (HLS)☆279Updated 2 years ago
- FPGA☆123Updated 5 years ago
- 基于verilog实现了ISP图像处理IP☆262Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆330Updated last year
- ☆89Updated 8 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆134Updated 10 months ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆88Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆237Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆443Updated 3 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆243Updated 7 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆94Updated 2 years ago
- ☆141Updated 4 years ago
- ☆23Updated 4 years ago
- Example designs for FPGA Drive FMC☆245Updated 3 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆120Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year