openasic-org / xk265
xk265:HEVC/H.265 Video Encoder IP Core (RTL)
☆239Updated last year
Alternatives and similar repositories for xk265:
Users that are interested in xk265 are comparing it to the libraries listed below
- H264视频解码verilog实现☆79Updated 7 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆65Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆117Updated 11 months ago
- High throughput JPEG decoder in Verilog for FPGA☆220Updated 2 years ago
- image processing based FPGA☆100Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆178Updated 5 months ago
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆30Updated last year
- 基于verilog实现了ISP图像处理IP☆237Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 7 months ago
- CNN accelerator implemented with Spinal HDL☆144Updated 11 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆319Updated last year
- xkISP:Xinkai ISP IP Core (HLS)☆258Updated last year
- ☆139Updated 4 years ago
- JPEG Encoder Verilog☆73Updated 2 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆86Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆150Updated last year
- FPGA☆120Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆289Updated 8 months ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆229Updated 4 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆155Updated last year
- ☆127Updated 9 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆212Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆193Updated last year
- ☆85Updated 8 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆104Updated last year
- Example designs for FPGA Drive FMC☆230Updated last week
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆47Updated this week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆112Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago