xk265：HEVC/H.265 Video Encoder IP Core (RTL)
☆280Apr 9, 2023Updated 3 years ago
Alternatives and similar repositories for xk265
Users that are interested in xk265 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆61Mar 22, 2023Updated 3 years ago
- xkISP：Xinkai ISP IP Core (HLS)☆317Mar 14, 2023Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆43Jan 15, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆324May 16, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- H264视频解码verilog实现☆91Aug 11, 2017Updated 8 years ago
- ☆97Dec 23, 2016Updated 9 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆85Sep 2, 2021Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- ☆14May 13, 2021Updated 5 years ago
- ☆47Aug 23, 2023Updated 2 years ago
- 基于verilog实现了ISP图像处理IP☆334Nov 28, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- The RIFFA development repository☆876Jun 11, 2024Updated 2 years ago
- High throughput JPEG decoder in Verilog for FPGA☆273Mar 5, 2022Updated 4 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆148Jan 26, 2024Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆64May 2, 2019Updated 7 years ago
- ☆15Aug 1, 2023Updated 2 years ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆50Oct 24, 2021Updated 4 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆330Sep 18, 2024Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆156Sep 15, 2023Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Various HDL (Verilog) IP Cores☆915Jul 1, 2021Updated 5 years ago