xk265：HEVC/H.265 Video Encoder IP Core (RTL)
☆292Apr 9, 2023Updated 3 years ago
Alternatives and similar repositories for xk265
Users that are interested in xk265 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆69Mar 22, 2023Updated 3 years ago
- xkISP：Xinkai ISP IP Core (HLS)☆326Mar 14, 2023Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆48Jan 15, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- H264视频解码verilog实现☆92Aug 11, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆88Sep 2, 2021Updated 5 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆327May 16, 2021Updated 5 years ago
- ☆98Dec 23, 2016Updated 9 years ago
- High throughput JPEG decoder in Verilog for FPGA☆283Mar 5, 2022Updated 4 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- 基于verilog实现了ISP图像处理IP☆345Nov 28, 2022Updated 3 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆347Sep 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- ☆47Aug 23, 2023Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆153Jan 26, 2024Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆3,142Feb 27, 2025Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆162Sep 15, 2023Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- HDL libraries and projects☆2,049Updated this week
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA implementation of deflate (de)compress RFC 1950/1951☆65May 2, 2019Updated 7 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago