openasic-org / xk265Links
xk265:HEVC/H.265 Video Encoder IP Core (RTL)
☆250Updated 2 years ago
Alternatives and similar repositories for xk265
Users that are interested in xk265 are comparing it to the libraries listed below
Sorting:
- H264视频解码verilog实现☆82Updated 7 years ago
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆39Updated 2 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆71Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆125Updated last year
- High throughput JPEG decoder in Verilog for FPGA☆233Updated 3 years ago
- ☆135Updated 10 years ago
- image processing based FPGA☆107Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- ☆141Updated 4 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆256Updated 9 months ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆98Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- JPEG Encoder Verilog☆76Updated 2 years ago
- AXI协议规范中文翻译版☆152Updated 2 years ago
- 基于verilog实现了ISP图像处理IP☆273Updated 2 years ago
- FPGA☆125Updated 5 years ago
- Example designs for FPGA Drive FMC☆252Updated 5 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆213Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- xkISP:Xinkai ISP IP Core (HLS)☆284Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆247Updated 6 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- OpenXuantie - OpenE902 Core☆150Updated 11 months ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆94Updated 9 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆181Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆102Updated 9 months ago