xk265：HEVC/H.265 Video Encoder IP Core (RTL)
☆269Apr 9, 2023Updated 2 years ago
Alternatives and similar repositories for xk265
Users that are interested in xk265 are comparing it to the libraries listed below
Sorting:
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆53Mar 22, 2023Updated 2 years ago
- xkISP：Xinkai ISP IP Core (HLS)☆302Mar 14, 2023Updated 2 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆319May 16, 2021Updated 4 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆83Sep 2, 2021Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- H264视频解码verilog实现☆88Aug 11, 2017Updated 8 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- High throughput JPEG decoder in Verilog for FPGA☆260Mar 5, 2022Updated 4 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- 基于verilog实现了ISP图像处理IP☆316Nov 28, 2022Updated 3 years ago
- ☆48Aug 23, 2023Updated 2 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆308Sep 18, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆84Oct 2, 2019Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- ☆92Dec 23, 2016Updated 9 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63May 2, 2019Updated 6 years ago