fengyulin1996 / Verilog-DSPLinks
FIR，FFT based on Verilog
☆13Updated 7 years ago
Alternatives and similar repositories for Verilog-DSP
Users that are interested in Verilog-DSP are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- ☆16Updated 6 years ago
- ☆14Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Updated 6 years ago
- DSP WishBone Compatible Cores☆14Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆25Updated 4 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- Implementation of the PCIe physical layer☆42Updated last month
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 9 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Verification IP for UART protocol☆17Updated 4 years ago