fengyulin1996 / Verilog-DSP
FIR，FFT based on Verilog
☆13Updated 7 years ago
Alternatives and similar repositories for Verilog-DSP:
Users that are interested in Verilog-DSP are comparing it to the libraries listed below
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- ☆16Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆25Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- ☆18Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆14Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- DDR3 function verification environment in UVM☆24Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆17Updated 10 years ago
- ☆18Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆13Updated 10 months ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 8 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- ☆9Updated 4 years ago