fengyulin1996 / Verilog-DSPLinks
FIR，FFT based on Verilog
☆13Updated 8 years ago
Alternatives and similar repositories for Verilog-DSP
Users that are interested in Verilog-DSP are comparing it to the libraries listed below
Sorting:
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
- ☆16Updated 6 years ago
- Verification IP for Watchdog☆12Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- ☆14Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆14Updated 9 months ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 6 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- ☆26Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- ☆12Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- Direct Access Memory for MPSoC☆13Updated last month
- ☆17Updated 10 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago