tomverbeure / intel_jtag_primitive_blog
How to use the Intel JTAG primitive without using virtual JTAG
☆16Updated 3 years ago
Alternatives and similar repositories for intel_jtag_primitive_blog:
Users that are interested in intel_jtag_primitive_blog are comparing it to the libraries listed below
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- IO expansion board compatible with Digilent Arty A7☆10Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- ☆15Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆31Updated 8 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Wishbone interconnect utilities☆39Updated last month