USB -> AXI Debug Bridge
☆42Jun 5, 2021Updated 4 years ago
Alternatives and similar repositories for core_usb_bridge
Users that are interested in core_usb_bridge are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- SDRAM controller with AXI4 interface☆102Aug 8, 2019Updated 6 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆331May 21, 2024Updated last year
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆14Jun 30, 2019Updated 6 years ago
- ☆14Feb 23, 2026Updated last week
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- 使用电压比较器处理相电压的方法，测量四轴无人机无感无刷电机的转速，包含PCB和STM32源码，可以测量8路方波输入。输入端串联RC高通滤波器，可以处理有感无刷 电机的霍尔传感器的转速反馈。☆13Sep 29, 2020Updated 5 years ago