ultraembedded / core_usb_bridgeLinks
USB -> AXI Debug Bridge
☆39Updated 4 years ago
Alternatives and similar repositories for core_usb_bridge
Users that are interested in core_usb_bridge are comparing it to the libraries listed below
Sorting:
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆44Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- ☆21Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- ☆16Updated 6 years ago
- ☆27Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆29Updated 2 months ago