USB -> AXI Debug Bridge
☆45Jun 5, 2021Updated 5 years ago
Alternatives and similar repositories for core_usb_bridge
Users that are interested in core_usb_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆102Jun 6, 2020Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- ☆16May 6, 2026Updated 2 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- SDRAM controller with AXI4 interface☆107Aug 8, 2019Updated 6 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilog implementation of DisplayPort protocol for FPGAs☆272Mar 15, 2019Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆38Jan 2, 2024Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆356May 21, 2024Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Verification IP for APB protocol☆79Dec 18, 2020Updated 5 years ago
- AXI总线连接器☆108Mar 26, 2020Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Basic USB-CDC device core (Verilog)☆92May 15, 2021Updated 5 years ago
- ☆31Apr 1, 2017Updated 9 years ago