USB -> AXI Debug Bridge
☆43Jun 5, 2021Updated 4 years ago
Alternatives and similar repositories for core_usb_bridge
Users that are interested in core_usb_bridge are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- ☆14Mar 9, 2026Updated last week
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Repository gathering basic modules for CDC purpose☆59Dec 31, 2019Updated 6 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆16Dec 2, 2019Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆337May 21, 2024Updated last year
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆36May 3, 2020Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago