USB -> AXI Debug Bridge
☆47Jun 5, 2021Updated 5 years ago
Alternatives and similar repositories for core_usb_bridge
Users that are interested in core_usb_bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆104Jun 6, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SDRAM controller with AXI4 interface☆110Aug 8, 2019Updated 7 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic USB-CDC device core (Verilog)☆95May 15, 2021Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆363May 21, 2024Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- UART To SPI☆18Jul 17, 2014Updated 12 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Verification IP for APB protocol☆83Dec 18, 2020Updated 5 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago