freecores / usb_phyLinks
USB 1.1 PHY
☆11Updated 11 years ago
Alternatives and similar repositories for usb_phy
Users that are interested in usb_phy are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆47Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- ☆14Updated 8 years ago
- UART To SPI☆19Updated 11 years ago
- ☆30Updated 8 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- USB-PD-3.1-Verilog☆16Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Educational 16-bit MIPS Processor☆17Updated 6 years ago
- AES-128 Encryption☆10Updated 11 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Testbenches for HDL projects☆22Updated this week
- Cortex-M0 DesignStart Wrapper☆21Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- Generic AHB master stub☆12Updated 11 years ago
- USB1.1 Host Controller + PHY☆15Updated 4 years ago
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- hdmi-ts Project☆12Updated 8 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 8 years ago