Alternatives and similar repositories for usb_phy

Users that are interested in usb_phy are comparing it to the libraries listed below

• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / ps2

  View on GitHub
  PS2 interface
  ☆18Dec 4, 2017Updated 8 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• freecores / xge_mac

  View on GitHub
  Ethernet 10GE MAC
  ☆46Jul 17, 2014Updated 11 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• freecores / ddr3_sdram

  View on GitHub
  DDR3 SDRAM controller
  ☆18Jul 17, 2014Updated 11 years ago
• freecores / theia_gpu

  View on GitHub
  Theia: ray graphic processing unit
  ☆20Jul 17, 2014Updated 11 years ago
• freecores / aes-128_pipelined_encryption

  View on GitHub
  AES-128 Encryption
  ☆10Jul 17, 2014Updated 11 years ago
• Architech-Silica / HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver

  View on GitHub
  Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.
  ☆13May 28, 2015Updated 10 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / turbo8051

  View on GitHub
  turbo 8051
  ☆30Aug 30, 2017Updated 8 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago
• freecores / zet86

  View on GitHub
  Zet - The x86 (IA-32) open implementation
  ☆22Jul 17, 2014Updated 11 years ago
• freecores / robust_axi2apb

  View on GitHub
  Generic AXI to APB bridge
  ☆13Jul 17, 2014Updated 11 years ago
• baochuquan / RISCV-MMU

  View on GitHub
  ☆14Nov 5, 2017Updated 8 years ago
• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 11 years ago
• mohanson / rv64

  View on GitHub
  RISC-V RV64IMAFDC(RV64GC) Emulator
  ☆21May 7, 2023Updated 2 years ago
• ultraembedded / core_usb_fs_phy

  View on GitHub
  USB Full Speed PHY
  ☆48May 3, 2020Updated 5 years ago
• freecores / double_fpu

  View on GitHub
  double_fpu_verilog
  ☆20Jul 17, 2014Updated 11 years ago
• SymbioticEDA / getting-started-FV

  View on GitHub
  ☆18Sep 2, 2020Updated 5 years ago
• muneebullashariff / uart_vip

  View on GitHub
  Verification IP for UART protocol
  ☆23Aug 3, 2020Updated 5 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• freecores / ethmac

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆83Oct 2, 2019Updated 6 years ago
• freecores / usbhostslave

  View on GitHub
  USB 1.1 Host and Function IP core
  ☆24Jul 17, 2014Updated 11 years ago
• freecores / embedded_risc

  View on GitHub
  Embedded 32-bit RISC uProcessor with SDRAM Controller
  ☆25Sep 2, 2021Updated 4 years ago
• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 6 years ago
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆25Mar 21, 2022Updated 3 years ago
• riscveval / Rocket-Chip

  View on GitHub
  ☆26Jul 27, 2017Updated 8 years ago
• riscv / docs-spec-template

  View on GitHub
  ☆37Updated this week
• rdou / UVM-Verification-Testbench-For-SimpleBus

  View on GitHub
  ☆11May 31, 2016Updated 9 years ago
• freecores / video_systems

  View on GitHub
  Video compression systems
  ☆24Jul 17, 2014Updated 11 years ago
• chipsalliance / f4pga-sdf-timing

  View on GitHub
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆30Jul 12, 2024Updated last year
• freecores / dma_axi

  View on GitHub
  AXI DMA 32 / 64 bits
  ☆124Jul 17, 2014Updated 11 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• freecores / jtag

  View on GitHub
  JTAG Test Access Port (TAP)
  ☆37Jul 17, 2014Updated 11 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• jhrozek / pam_hbac

  View on GitHub
  A simple pam account module to process HBAC rules stored on an IPA server
  ☆10May 14, 2018Updated 7 years ago
• sunzhengyuan / auto_simulate

  View on GitHub
  Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
  ☆12Aug 8, 2019Updated 6 years ago