freecores / usb_phyLinks
USB 1.1 PHY
☆11Updated 11 years ago
Alternatives and similar repositories for usb_phy
Users that are interested in usb_phy are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆45Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- turbo 8051☆29Updated 7 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- USB-PD-3.1-Verilog☆15Updated last year
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆41Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- UART To SPI☆17Updated 11 years ago
- Testbenches for HDL projects☆19Updated this week
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- ☆14Updated 7 years ago
- Educational 16-bit MIPS Processor☆17Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- WISHBONE Builder☆14Updated 8 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago