freecores / usb_phyLinks
USB 1.1 PHY
☆11Updated 11 years ago
Alternatives and similar repositories for usb_phy
Users that are interested in usb_phy are comparing it to the libraries listed below
Sorting:
- turbo 8051☆29Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆21Updated 6 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- ☆14Updated 8 years ago
- Testbenches for HDL projects☆22Updated this week
- ☆36Updated 5 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- AES☆14Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- ☆16Updated 6 years ago
- hdmi-ts Project☆12Updated 8 years ago
- ☆30Updated 8 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Updated 2 years ago
- USB1.1 Host Controller + PHY☆15Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆15Updated 4 years ago
- ☆19Updated 4 years ago
- ☆35Updated 2 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- ☆32Updated 4 years ago