freecores / usb_phyLinks
USB 1.1 PHY
☆11Updated 11 years ago
Alternatives and similar repositories for usb_phy
Users that are interested in usb_phy are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆46Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- turbo 8051☆29Updated 8 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- ☆35Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- ☆14Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆36Updated 5 years ago
- Testbenches for HDL projects☆21Updated this week
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- ☆30Updated 8 years ago
- USB-PD-3.1-Verilog☆16Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆16Updated 6 years ago
- ☆31Updated 4 years ago
- 1G eth UDP / IP Stack☆10Updated 11 years ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago