freecores / usb_phyLinks
USB 1.1 PHY
☆11Updated 11 years ago
Alternatives and similar repositories for usb_phy
Users that are interested in usb_phy are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆48Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- Testbenches for HDL projects☆22Updated this week
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- Cortex-M0 DesignStart Wrapper☆21Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- ☆30Updated 8 years ago
- Generic AXI master stub☆19Updated 11 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- IP Cores that can be used within Vivado☆27Updated 4 years ago
- USB1.1 Host Controller + PHY☆15Updated 4 years ago
- ☆16Updated 6 years ago
- UART To SPI☆19Updated 11 years ago
- ☆36Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- Xilinx IP repository☆13Updated 7 years ago
- AES☆15Updated 3 years ago
- USB-PD-3.1-Verilog☆17Updated last year