freecores / usb_phyLinks
USB 1.1 PHY
☆11Updated 10 years ago
Alternatives and similar repositories for usb_phy
Users that are interested in usb_phy are comparing it to the libraries listed below
Sorting:
- turbo 8051☆29Updated 7 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- UART To SPI☆17Updated 10 years ago
- DSP WishBone Compatible Cores☆14Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆25Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- PCI bridge☆18Updated 10 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 7 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- Testbenches for HDL projects☆18Updated this week
- ☆16Updated 6 years ago
- ☆30Updated 8 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- FT2232HL JTAG & UART Downloader☆15Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- QSPI for SoC☆22Updated 5 years ago
- JTAG Test Access Port (TAP)☆34Updated 10 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆13Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago