shalan / QSPI_XIP_CTRL_DMCLinks
Quad SPI Flash XIP Controller with a direct mapped cache
☆11Updated 4 years ago
Alternatives and similar repositories for QSPI_XIP_CTRL_DMC
Users that are interested in QSPI_XIP_CTRL_DMC are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- QSPI for SoC☆22Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- ☆14Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆21Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Verification IP for UART protocol☆17Updated 4 years ago
- ☆20Updated 2 years ago
- Xilinx IP repository☆13Updated 7 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- RISC-V compliant Timer IP☆12Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago