shalan / QSPI_XIP_CTRL_DMCLinks
Quad SPI Flash XIP Controller with a direct mapped cache
☆11Updated 4 years ago
Alternatives and similar repositories for QSPI_XIP_CTRL_DMC
Users that are interested in QSPI_XIP_CTRL_DMC are comparing it to the libraries listed below
Sorting:
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆16Updated 6 years ago
- QSPI for SoC☆22Updated 5 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- ☆12Updated 9 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆14Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆21Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- ☆20Updated 2 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago