shalan / QSPI_XIP_CTRL_DMC
Quad SPI Flash XIP Controller with a direct mapped cache
☆11Updated 4 years ago
Alternatives and similar repositories for QSPI_XIP_CTRL_DMC:
Users that are interested in QSPI_XIP_CTRL_DMC are comparing it to the libraries listed below
- ☆16Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- QSPI for SoC☆22Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- ☆14Updated 5 years ago
- ☆21Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- USB1.1 Host Controller + PHY☆13Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆15Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Verification IP for UART protocol☆16Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- ☆12Updated 9 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Generic AXI master stub☆19Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 6 years ago