shalan / QSPI_XIP_CTRL_DMCLinks
Quad SPI Flash XIP Controller with a direct mapped cache
☆11Updated 4 years ago
Alternatives and similar repositories for QSPI_XIP_CTRL_DMC
Users that are interested in QSPI_XIP_CTRL_DMC are comparing it to the libraries listed below
Sorting:
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆16Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- ☆14Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- QSPI for SoC☆22Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆21Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆12Updated 9 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Verification IP for UART protocol☆19Updated 5 years ago