Quad SPI Flash XIP Controller with a direct mapped cache
☆12Dec 9, 2020Updated 5 years ago
Alternatives and similar repositories for QSPI_XIP_CTRL_DMC
Users that are interested in QSPI_XIP_CTRL_DMC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆16Nov 9, 2023Updated 2 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- GNU toolchain for AndesCore☆30Dec 23, 2025Updated 3 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆49Oct 24, 2021Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Direct Access Memory for MPSoC☆13Updated this week
- USB 2.0 FS Device controller IP core written in SystemVerilog☆40Dec 2, 2018Updated 7 years ago
- ☆14Feb 24, 2025Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- ☆23Jun 28, 2022Updated 3 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- ☆13Nov 11, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆132Sep 17, 2022Updated 3 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago