phthinh / OFDM_802_22Links
☆14Updated 7 years ago
Alternatives and similar repositories for OFDM_802_22
Users that are interested in OFDM_802_22 are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆39Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆57Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆27Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- ☆19Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 7 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆120Updated 3 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago