phthinh / OFDM_802_22
☆12Updated 7 years ago
Alternatives and similar repositories for OFDM_802_22:
Users that are interested in OFDM_802_22 are comparing it to the libraries listed below
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- ☆13Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆27Updated 5 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆108Updated this week
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- ☆14Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- FMCW Radar verilog project☆30Updated 4 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆32Updated 3 weeks ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago