phthinh / OFDM_802_22Links
☆14Updated 8 years ago
Alternatives and similar repositories for OFDM_802_22
Users that are interested in OFDM_802_22 are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆57Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆49Updated last year
- The implementation of AD9371 on KC705☆20Updated 6 months ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 9 months ago
- ☆19Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆21Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆128Updated 3 weeks ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- ☆33Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- MATLAB toolbox for ADI transceiver products☆64Updated last month
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated 11 months ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- ☆18Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 10 months ago