yigitbektasgursoy / SDRAM_VerilogLinks
Verilog HDL implementation of SDRAM controller and SDRAM model
☆27Updated last year
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Switched SRAM-based Multi-ported RAM☆16Updated 7 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆25Updated 2 years ago
- ☆26Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆20Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last week
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- APB master and slave developed in RTL.☆17Updated 3 months ago
- Platform Level Interrupt Controller☆41Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- DMA Hardware Description with Verilog☆14Updated 5 years ago