Verilog HDL implementation of SDRAM controller and SDRAM model
☆40Jun 19, 2024Updated last year
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below
Sorting:
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- Structured UVM Course☆67Jan 4, 2024Updated 2 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- ☆21Updated this week
- ☆10Apr 8, 2021Updated 4 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆204Sep 15, 2023Updated 2 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 5 months ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Demo board for TT04 and beyond☆32Jan 12, 2026Updated last month
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆91Oct 11, 2022Updated 3 years ago
- Opensource DDR3 Controller☆420Jan 18, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- ☆35Mar 8, 2023Updated 3 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆572Oct 10, 2021Updated 4 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated 2 weeks ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- RISC-V vector extension ISA simulation☆16Jun 11, 2019Updated 6 years ago
- Firmware / software / Verilog for the Photon camera☆14Feb 28, 2026Updated last week
- A CPU made of 7400 logic on breadboards - inside a bread bin ;-)☆18Nov 21, 2021Updated 4 years ago
- This is a detailed SystemVerilog course☆142Mar 4, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆212Updated this week