yigitbektasgursoy / SDRAM_Verilog
Verilog HDL implementation of SDRAM controller and SDRAM model
☆23Updated 10 months ago
Alternatives and similar repositories for SDRAM_Verilog:
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆13Updated last month
- UART models for cocotb☆28Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- ☆25Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆23Updated 5 months ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- USB Full Speed PHY☆44Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆68Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 2 months ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆23Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- ☆21Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆20Updated 5 years ago