Verilog HDL implementation of SDRAM controller and SDRAM model
☆40Jun 19, 2024Updated last year
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- Verilog SDRAM memory controller☆364May 13, 2017Updated 8 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆23Mar 31, 2026Updated last week
- Structured UVM Course☆69Jan 4, 2024Updated 2 years ago
- This repository contains C++ implementation of A* search algorithm for finding path to goal state for 8 puzzle problem in AI.☆11Dec 2, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆129Jul 11, 2025Updated 8 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆582Oct 10, 2021Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆209Sep 15, 2023Updated 2 years ago
- Zucker SOC☆15Jun 11, 2025Updated 9 months ago
- ☆20Aug 2, 2025Updated 8 months ago
- Opensource DDR3 Controller☆425Jan 18, 2026Updated 2 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆93Oct 11, 2022Updated 3 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Linux capable RISC-V SoC designed to be readable and useful.☆160Dec 19, 2025Updated 3 months ago
- Small footprint and configurable DRAM core☆486Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆219Mar 25, 2026Updated 2 weeks ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- This is a detailed SystemVerilog course☆151Mar 4, 2025Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- Demo board for TT04 and beyond☆32Jan 12, 2026Updated 2 months ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 6 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- ☆20Nov 23, 2011Updated 14 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- ☆21Mar 12, 2026Updated 3 weeks ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago