yigitbektasgursoy / SDRAM_VerilogLinks
Verilog HDL implementation of SDRAM controller and SDRAM model
☆35Updated last year
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆56Updated 5 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 10 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- UART models for cocotb☆32Updated 3 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- ☆27Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- RISC-V Nox core☆69Updated 4 months ago
- A compact, configurable RISC-V core☆12Updated 4 months ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆32Updated 5 years ago
- SystemVerilog FSM generator☆32Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- General Purpose AXI Direct Memory Access☆61Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago