yigitbektasgursoy / SDRAM_VerilogLinks
Verilog HDL implementation of SDRAM controller and SDRAM model
☆31Updated last year
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- UART models for cocotb☆31Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆30Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- RISC-V Nox core☆68Updated 3 months ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆43Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 9 months ago
- UART 16550 core☆37Updated 11 years ago
- Platform Level Interrupt Controller☆43Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago