Verilog HDL implementation of SDRAM controller and SDRAM model
☆44Jun 19, 2024Updated 2 years ago
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Verilog SDRAM memory controller☆372May 13, 2017Updated 9 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Nov 5, 2017Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆24Apr 17, 2026Updated 2 months ago
- Structured UVM Course☆73Jan 4, 2024Updated 2 years ago
- This repository contains C++ implementation of A* search algorithm for finding path to goal state for 8 puzzle problem in AI.☆11Dec 2, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- RISCV CPU implementation in SystemVerilog☆32Jun 7, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆217Sep 15, 2023Updated 2 years ago
- ☆20Aug 2, 2025Updated 10 months ago
- Opensource DDR3 Controller☆456Jun 12, 2026Updated 2 weeks ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆102Oct 11, 2022Updated 3 years ago
- Innervator: Hardware Acceleration for Neural Networks☆21Aug 3, 2024Updated last year
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 6 months ago
- Small footprint and configurable DRAM core☆517Jun 22, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆244May 12, 2026Updated last month
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- This is a detailed SystemVerilog course☆161Mar 4, 2025Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 6 years ago
- Demo board for TT04 and beyond☆36Updated this week
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆15Apr 27, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ☆21Updated this week
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆25Aug 23, 2021Updated 4 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago