Verilog HDL implementation of SDRAM controller and SDRAM model
☆51Jun 19, 2024Updated 2 years ago
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- Verilog SDRAM memory controller☆383May 13, 2017Updated 9 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- This repository contains C++ implementation of A* search algorithm for finding path to goal state for 8 puzzle problem in AI.☆11Dec 2, 2023Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Opensource DDR3 Controller☆485Sep 12, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆223Sep 15, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- ☆20Aug 2, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆640Oct 10, 2021Updated 5 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Demo board for TT04 and beyond☆37Aug 29, 2026Updated last month
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Small footprint and configurable DRAM core☆560Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆27Aug 23, 2021Updated 5 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆165Dec 19, 2025Updated 9 months ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- ☆11Jan 20, 2019Updated 7 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- Sipeed Tang Nano: Fully Opensource Toolchain for FPGA Synthesis, Place & Route, Simulation and Download/Flash.☆17Jul 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Verilog UART☆203Jun 4, 2013Updated 13 years ago
- ☆58Jun 19, 2021Updated 5 years ago