yigitbektasgursoy / SDRAM_VerilogLinks
Verilog HDL implementation of SDRAM controller and SDRAM model
☆27Updated 11 months ago
Alternatives and similar repositories for SDRAM_Verilog
Users that are interested in SDRAM_Verilog are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- ☆25Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- RISC-V Nox core☆64Updated 2 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Switched SRAM-based Multi-ported RAM☆16Updated 6 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- ☆24Updated 3 weeks ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Open FPGA Modules☆23Updated 7 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- ☆59Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- UART models for cocotb☆29Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago