Architech-Silica / HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driverView external linksLinks
Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.
☆13May 28, 2015Updated 10 years ago
Alternatives and similar repositories for HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver
Users that are interested in HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver are comparing it to the libraries listed below
Sorting:
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆61Oct 20, 2022Updated 3 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 11 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- FPGA_PCIe_drivers☆16Sep 3, 2015Updated 10 years ago
- Vector Network Analyzer 10 KHz - 180 MHz☆25Sep 2, 2018Updated 7 years ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆58Feb 13, 2025Updated last year
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆11Jul 20, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- University Class Open Ground Station Hardware☆31Oct 16, 2025Updated 4 months ago
- ☆30Feb 4, 2021Updated 5 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆32Feb 22, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- ☆42Nov 28, 2025Updated 2 months ago
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆39Jan 31, 2017Updated 9 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Monitor company wide code quality with SonarQube Companion. Visualize quality issues organized by group, projects or even teams. Show cur…☆10Jan 23, 2026Updated 3 weeks ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago