nguyenquanicd / UvmEnvUartApbView external linksLinks
This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env.
☆25Nov 24, 2019Updated 6 years ago
Alternatives and similar repositories for UvmEnvUartApb
Users that are interested in UvmEnvUartApb are comparing it to the libraries listed below
Sorting:
- ☆48Nov 3, 2023Updated 2 years ago
- ☆11May 8, 2022Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆71Feb 21, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆16May 10, 2019Updated 6 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆27May 11, 2021Updated 4 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- ☆20Aug 22, 2022Updated 3 years ago