An open source FPGA PCI core & 8250-Compatible PCI UART core
☆46Jan 14, 2021Updated 5 years ago
Alternatives and similar repositories for PCI2Nano-RTL
Users that are interested in PCI2Nano-RTL are comparing it to the libraries listed below
Sorting:
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- PCI bridge☆20Jul 17, 2014Updated 11 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- A PLCC-84 plug adapter created out of PCBs☆31Sep 20, 2024Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- A program launcher for Amiga OS 3☆15Oct 10, 2020Updated 5 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Use USB input devices on Amiga computers, using the excellent Raspberry Pi Pico as a USB-to-bitbang adapter.☆56Jan 18, 2026Updated last month
- daynaPORT SCSI Sana-II Device Driver☆21Jan 28, 2026Updated last month
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- ☆26Oct 7, 2024Updated last year
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- Protected Mode Debugger For DOS☆41Dec 12, 2023Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Python GUI for UrJTAG library.☆22Aug 2, 2023Updated 2 years ago
- This repository contains a reference design based on the ASM2464PD for a USB4 to PCIe M.2 converter☆16Sep 23, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- IPDBG☆13Aug 22, 2025Updated 6 months ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago