An open source FPGA PCI core & 8250-Compatible PCI UART core
☆49Jan 14, 2021Updated 5 years ago
Alternatives and similar repositories for PCI2Nano-RTL
Users that are interested in PCI2Nano-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- PCI bridge☆20Jul 17, 2014Updated 12 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Lattice ice40 up5k Raspberry Pi hat designed for using the secondary memory interface (SMI)☆16Nov 11, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- ☆28Oct 7, 2024Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A program launcher for Amiga OS 3☆16Oct 10, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Various JTAG boundary scan tools☆37Dec 1, 2020Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- NetSurf web browser for AmigaOS 3.x☆11Aug 1, 2016Updated 9 years ago
- A PLCC-84 plug adapter created out of PCBs☆33Sep 20, 2024Updated last year
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- Protected Mode Debugger For DOS☆41Dec 12, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆36Sep 5, 2021Updated 4 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- Instructions and packages for Zybo compatibility to Pynq☆16Dec 10, 2018Updated 7 years ago
- ezMPEG is an easy-to-use and easy-to-understand MPEG1 video encoder API☆11Mar 26, 2017Updated 9 years ago
- IPDBG☆13Aug 22, 2025Updated 10 months ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- JTAG reverse engineering software for FTDI compatible cables☆57Oct 26, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆192Mar 10, 2024Updated 2 years ago
- Amiga DSP3210 drivers & documentation☆12Jul 8, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- PanoLogic Zero Client G1 reverse engineering info☆77Apr 2, 2024Updated 2 years ago