defparam / PCI2Nano-RTL
An open source FPGA PCI core & 8250-Compatible PCI UART core
☆42Updated 4 years ago
Alternatives and similar repositories for PCI2Nano-RTL:
Users that are interested in PCI2Nano-RTL are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 11 months ago
- USB Full Speed PHY☆41Updated 4 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 2 weeks ago
- ☆43Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 9 months ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Master-thesis-final☆19Updated last year