defparam / PCI2Nano-RTL
An open source FPGA PCI core & 8250-Compatible PCI UART core
☆39Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for PCI2Nano-RTL
- Wishbone interconnect utilities☆37Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- Documentation and tools related to DECA FPGA board☆21Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆44Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Demo projects for various Kintex FPGA boards☆47Updated 5 months ago
- Portable HyperRAM controller☆48Updated 3 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 3 years ago