JulianKemmerer / Drexel-ECEC575Links
☆19Updated 11 years ago
Alternatives and similar repositories for Drexel-ECEC575
Users that are interested in Drexel-ECEC575 are comparing it to the libraries listed below
Sorting:
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A Verilog implementation of a processor cache.☆30Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆43Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- APB Logic☆20Updated 3 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- ☆27Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆25Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year