ultraembedded / core_ulpi_wrapperLinks
ULPI Link Wrapper (USB Phy Interface)
☆32Updated 5 years ago
Alternatives and similar repositories for core_ulpi_wrapper
Users that are interested in core_ulpi_wrapper are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆46Updated 5 years ago
- ☆45Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆27Updated last year
- Nitro USB FPGA core☆85Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year
- WCH CH569 SerDes Reverse Engineering☆27Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆25Updated 3 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- ☆20Updated 3 years ago
- ☆34Updated last year
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago