ultraembedded / core_ulpi_wrapper
ULPI Link Wrapper (USB Phy Interface)
☆25Updated 4 years ago
Alternatives and similar repositories for core_ulpi_wrapper:
Users that are interested in core_ulpi_wrapper are comparing it to the libraries listed below
- USB Full Speed PHY☆42Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Master-thesis-final☆19Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated 2 years ago
- ☆45Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- Delta Sigma DAC FPGA☆37Updated last month