ULPI Link Wrapper (USB Phy Interface)
☆37May 3, 2020Updated 6 years ago
Alternatives and similar repositories for core_ulpi_wrapper
Users that are interested in core_ulpi_wrapper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- This project is a Python implementation of ax-pipeline.☆14May 6, 2024Updated 2 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- ☆27Apr 13, 2022Updated 4 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.☆39Aug 15, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Mar 29, 2013Updated 13 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 3 months ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆29Oct 7, 2024Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆165Mar 22, 2025Updated last year
- 2D Animation Tool for Schools☆13Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB Type-C Power Delivery FPGA☆32Apr 24, 2026Updated 3 weeks ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆97Sep 1, 2019Updated 6 years ago
- Code to support porting MiST cores to other boards.☆48Feb 26, 2026Updated 2 months ago
- Train and Visualize Binary Neural Networks (Code for: The High-Dimensional Geometry of Binary Neural Networks)☆13Jan 31, 2018Updated 8 years ago
- Python Matrix Creator / Voice HAL☆12May 10, 2018Updated 8 years ago
- Some research on the gopro hero7 for security and interoperability☆13Dec 6, 2019Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆30Dec 19, 2016Updated 9 years ago
- SDK sch&layout reference design and datasheet documention☆71Feb 1, 2024Updated 2 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆12Nov 21, 2019Updated 6 years ago
- ☆17Sep 9, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago