ULPI Link Wrapper (USB Phy Interface)
☆35May 3, 2020Updated 5 years ago
Alternatives and similar repositories for core_ulpi_wrapper
Users that are interested in core_ulpi_wrapper are comparing it to the libraries listed below
Sorting:
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 5 years ago
- This project is a Python implementation of ax-pipeline.☆14May 6, 2024Updated last year
- ☆30Dec 22, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Oscilloscope to footswitch interface for run control using USBTMC☆19Jun 28, 2020Updated 5 years ago
- Code to support porting MiST cores to other boards.☆47Apr 19, 2025Updated 10 months ago
- a USB2 highspeed device core, written in amaranth HDL☆52Sep 17, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33May 28, 2021Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- ☆28Jun 13, 2021Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- ☆27Apr 13, 2022Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆28Dec 9, 2023Updated 2 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- USB Type-C Power Delivery FPGA☆29Sep 25, 2022Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago
- STM32-H407 and STM32-E407☆33Mar 27, 2018Updated 7 years ago
- ☆32Jan 21, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- Questor☆47Mar 16, 2015Updated 10 years ago
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆31Feb 10, 2021Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board☆33Jun 26, 2020Updated 5 years ago