ULPI Link Wrapper (USB Phy Interface)
☆38May 3, 2020Updated 6 years ago
Alternatives and similar repositories for core_ulpi_wrapper
Users that are interested in core_ulpi_wrapper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆102Jun 6, 2020Updated 6 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆58Jun 6, 2020Updated 6 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- ☆34Apr 13, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- This project is a Python implementation of ax-pipeline.☆14May 6, 2024Updated 2 years ago
- USB2.0 Device Controller IP Core☆18Aug 18, 2023Updated 2 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- USB -> AXI Debug Bridge☆46Jun 5, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 6 months ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- CMSIS-DAP compliant SWD Programmer☆30Feb 10, 2024Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆31Jul 3, 2023Updated 3 years ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆27Jan 7, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Convert cklink-lite.hex to support stm32f103 as cklink-lite debugger☆15Mar 2, 2023Updated 3 years ago
- USB Type-C Power Delivery FPGA☆33Apr 24, 2026Updated 3 months ago
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆24Oct 1, 2024Updated last year
- Train and Visualize Binary Neural Networks (Code for: The High-Dimensional Geometry of Binary Neural Networks)☆13Jan 31, 2018Updated 8 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆70Jun 24, 2024Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- Oscilloscope to footswitch interface for run control using USBTMC☆19Jun 28, 2020Updated 6 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆30Dec 19, 2016Updated 9 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆174Mar 22, 2025Updated last year
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆83Sep 14, 2023Updated 2 years ago