SDRAM controller optimized to a memory bandwidth of 316MB/s
☆32Aug 16, 2021Updated 5 years ago
Alternatives and similar repositories for FPGA_SDRAM_Controller
Users that are interested in FPGA_SDRAM_Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Turn an RP2040 or RP2350 into an FTDI FT232H JTAG adapter, using PIO☆14Aug 22, 2026Updated 2 months ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- Nope☆12Jan 26, 2025Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆87Sep 7, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FIFO implementation with different clock domains for read and write.☆17Aug 17, 2021Updated 5 years ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- Socket connection based interface for executing python source from LabVIEW☆12Apr 22, 2021Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- OK:iCE40Pro, based on iCE40up5k FPGA Core, is an Open Source Educational FPGA GamePad Console.☆16May 6, 2023Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆203Jul 28, 2021Updated 5 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA core for a simple SDRAM controller.☆127Nov 13, 2021Updated 4 years ago
- This is the repository where I store the layout for chips that I have designed.☆20Sep 1, 2026Updated last month
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- ☆10Feb 24, 2018Updated 8 years ago
- Scripts for generating diffs of LabVIEW files☆10Apr 6, 2021Updated 5 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- Collection of hardware description languages writings and code snippets☆31Jan 29, 2015Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆39Jun 7, 2022Updated 4 years ago
- LabVIEW LIB & examples that use custom WinAPI.dll (InteropAssembly that wrapps user32 and shell32 functions)☆11Jul 29, 2021Updated 5 years ago
- MFM disk emulator ( ST506, ST412, ST225 ) based on DE10-Nano board☆13Aug 14, 2022Updated 4 years ago
- An open source LabVIEW library for code generation☆13Oct 18, 2016Updated 10 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆26Aug 12, 2022Updated 4 years ago
- How to use LabVIEW FPGA with a MicroBlaze soft-core processor and to communicate via a UART.☆11May 13, 2018Updated 8 years ago
- (De-)compose LabVIEW data types☆12Sep 21, 2026Updated last month
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB serial device (CDC-ACM)☆49Jun 28, 2020Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆37Jan 28, 2025Updated last year
- My notes for DDR3 SDRAM controller☆57Feb 23, 2023Updated 3 years ago
- Rust on LiteX SoC (icesugar + vexriscv).☆11Apr 20, 2026Updated 6 months ago
- Pure Library implementation of LiDAR Odometry and Mapping [LOAM]☆14Jul 11, 2025Updated last year
- ☆15Dec 19, 2025Updated 10 months ago