SDRAM controller optimized to a memory bandwidth of 316MB/s
☆29Aug 16, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_SDRAM_Controller
Users that are interested in FPGA_SDRAM_Controller are comparing it to the libraries listed below
Sorting:
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- OK:iCE40Pro, based on iCE40up5k FPGA Core, is an Open Source Educational FPGA GamePad Console.☆15May 6, 2023Updated 2 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Unix Based Command☆18Jan 13, 2026Updated last month
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- Hacking repo for UL3XS FPGA stuff.☆22Aug 9, 2024Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 3 years ago
- a 2.4 GHz SDR neighbor using 1 bit ADC☆29Dec 6, 2021Updated 4 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- SDRAM controller with AXI4 interface☆102Aug 8, 2019Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- UPduino☆28Mar 30, 2020Updated 5 years ago
- A highly-configurable and compact variant of the ZPU processor core☆36Sep 12, 2015Updated 10 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- A FPGA core for a simple SDRAM controller.☆124Nov 13, 2021Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- Its the programmed ATM card that can hack into all ATM machines. Its works with any currency and in any country where you might be living…☆10May 15, 2016Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago