AngeloJacobo / FPGA_SDRAM_Controller
SDRAM controller optimized to a memory bandwidth of 316MB/s
☆25Updated 3 years ago
Alternatives and similar repositories for FPGA_SDRAM_Controller:
Users that are interested in FPGA_SDRAM_Controller are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Master-thesis-final☆18Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Tools for FPGA development.☆44Updated last year
- Portable HyperRAM controller☆53Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆10Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆50Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- simple hyperram controller☆11Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- GUI editor for hardware description designs☆27Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- ☆31Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Verilog Repository for GIT☆31Updated 3 years ago