USB 2.0 Device IP Core
☆75Oct 1, 2017Updated 8 years ago
Alternatives and similar repositories for usb2_dev
Users that are interested in usb2_dev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- USB 1.1 Host and Function IP core☆26Jul 17, 2014Updated 11 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆40Dec 2, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆89May 15, 2021Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆106Jan 27, 2024Updated 2 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆17Jul 23, 2018Updated 7 years ago
- Various HDL (Verilog) IP Cores☆887Jul 1, 2021Updated 4 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- USB3 PIPE interface for Xilinx 7-Series☆252Apr 3, 2026Updated last week
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Test of the USB3 IP Core from Daisho on a Xilinx device☆104Oct 3, 2019Updated 6 years ago
- ☆18Jul 9, 2025Updated 9 months ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago