www-asics-ws / usb2_devLinks
USB 2.0 Device IP Core
☆68Updated 7 years ago
Alternatives and similar repositories for usb2_dev
Users that are interested in usb2_dev are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- QSPI for SoC☆22Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- turbo 8051☆29Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆73Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- UART 16550 core☆37Updated 11 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- 8051 core☆106Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago