www-asics-ws / usb2_devLinks
USB 2.0 Device IP Core
☆74Updated 8 years ago
Alternatives and similar repositories for usb2_dev
Users that are interested in usb2_dev are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- Verilog SPI master and slave☆62Updated 10 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆86Updated 4 years ago
- QSPI for SoC☆23Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- turbo 8051☆30Updated 8 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- UART -> AXI Bridge☆70Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last week
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆15Updated 2 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- ☆34Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year