www-asics-ws / usb2_dev
USB 2.0 Device IP Core
☆67Updated 7 years ago
Alternatives and similar repositories for usb2_dev
Users that are interested in usb2_dev are comparing it to the libraries listed below
Sorting:
- Verilog SPI master and slave☆53Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- QSPI for SoC☆22Updated 5 years ago
- ☆31Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- turbo 8051☆29Updated 7 years ago
- I2C Master and Slave☆33Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆81Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- ☆59Updated 2 years ago
- UART 16550 core☆36Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆54Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago