a multiplier÷r verilog RTL file for RV32M instructions
☆14Mar 17, 2020Updated 6 years ago
Alternatives and similar repositories for rv32m-multiplier-and-divider
Users that are interested in rv32m-multiplier-and-divider are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example Codes for Snorkeling in Verilog Bay☆16Sep 9, 2016Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Inference code for DeepCoro☆17Jul 6, 2024Updated last year
- Text describing xv6 on RISC-V☆14Jul 23, 2020Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆93Oct 14, 2020Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- ☆29Dec 12, 2025Updated 3 months ago
- This is the repo with the code to conduct a comparative analysis of different audio representation models.☆12Aug 31, 2023Updated 2 years ago
- C11 implementation of FIPS 203 initial public draft.☆21May 16, 2024Updated last year
- Official code of ICASSP 2024 paper "MERTech: Instrument Playing Technique Detection Using Self-Supervised Pretrained Model With Multi-Tas…☆10Jun 14, 2024Updated last year
- 64-bit RISC-V processor☆16Nov 30, 2022Updated 3 years ago
- ☆20Aug 28, 2024Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Using STM32F303CCT6's on-chip 12-bit DAC to perform Direct Digital Synthesize☆16May 20, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Crossplatform port of original Quake Remake mod with modern Xash3D FWGS build☆13Feb 10, 2025Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- 成都信息工程大学学生数学建模协会的一些数学建模资料分享...☆22Mar 27, 2023Updated 3 years ago
- ☆13Sep 26, 2023Updated 2 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Prepare spectrograms from audio for training a Riffusion model☆16Mar 6, 2023Updated 3 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- This is a collection of publications about videos.☆18Apr 29, 2021Updated 4 years ago
- ⚡豆瓣电影排行榜数据爬虫（排名页面+详情页面），词云图生成，聚类分析，回归分析，简单的数据分析作业代码。☆14Nov 26, 2024Updated last year
- 成都信息工程大学 学生电子爱好者协会的 Wiki。☆12Mar 9, 2022Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆10Jun 16, 2025Updated 9 months ago
- detection with ConvNext backbone☆16May 24, 2022Updated 3 years ago