Ethernet MAC 10/100 Mbps
☆39Oct 31, 2021Updated 4 years ago
Alternatives and similar repositories for core_enet
Users that are interested in core_enet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated 2 weeks ago
- Ethernet MAC 10/100 Mbps☆89Oct 2, 2019Updated 6 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- ☆15Aug 1, 2023Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆12Nov 26, 2024Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆143Sep 14, 2023Updated 2 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jul 7, 2026Updated 2 weeks ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 9 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- MIPI CSI-2 + MIPI CCS Demo☆79May 27, 2021Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆92May 15, 2021Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago