ultraembedded / core_enetLinks
Ethernet MAC 10/100 Mbps
☆27Updated 3 years ago
Alternatives and similar repositories for core_enet
Users that are interested in core_enet are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- ☆30Updated 8 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆19Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Xilinx IP repository☆13Updated 7 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆33Updated last year
- SDIO Device Verilog Core☆22Updated 7 years ago