ultraembedded / core_enetLinks
Ethernet MAC 10/100 Mbps
☆27Updated 3 years ago
Alternatives and similar repositories for core_enet
Users that are interested in core_enet are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Xilinx IP repository☆13Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- ☆60Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- ☆30Updated 8 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago