ultraembedded / core_usb_hostLinks
Basic USB 1.1 Host Controller for small FPGAs
☆90Updated 4 years ago
Alternatives and similar repositories for core_usb_host
Users that are interested in core_usb_host are comparing it to the libraries listed below
Sorting:
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- DisplayPort IP-core☆65Updated 3 weeks ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Portable HyperRAM controller☆55Updated 5 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆46Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago