Basic USB 1.1 Host Controller for small FPGAs
☆98Jun 6, 2020Updated 5 years ago
Alternatives and similar repositories for core_usb_host
Users that are interested in core_usb_host are comparing it to the libraries listed below
Sorting:
- ULPI Link Wrapper (USB Phy Interface)☆36May 3, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Nitro USB FPGA core☆86Mar 1, 2026Updated 2 weeks ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 6 months ago
- Doom classic port to lightweight RISC‑V☆106Jul 25, 2022Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- Code to support porting MiST cores to other boards.☆48Feb 26, 2026Updated 3 weeks ago
- ☆15May 17, 2025Updated 10 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- ☆45Jan 5, 2023Updated 3 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆756Jan 28, 2026Updated last month
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 10, 2026Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- PanoLogic Zero Client G1 reverse engineering info☆75Apr 2, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆35Dec 12, 2018Updated 7 years ago
- A dual-socket USB host PMOD module.☆14Mar 20, 2025Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year