ultraembedded / core_usb_hostLinks
Basic USB 1.1 Host Controller for small FPGAs
☆91Updated 5 years ago
Alternatives and similar repositories for core_usb_host
Users that are interested in core_usb_host are comparing it to the libraries listed below
Sorting:
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ☆45Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Nitro USB FPGA core☆87Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆46Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆60Updated 2 months ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Portable HyperRAM controller☆56Updated 7 months ago