ultraembedded / core_usb_hostLinks
Basic USB 1.1 Host Controller for small FPGAs
☆95Updated 5 years ago
Alternatives and similar repositories for core_usb_host
Users that are interested in core_usb_host are comparing it to the libraries listed below
Sorting:
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated last month
- Portable HyperRAM controller☆59Updated 9 months ago
- ☆50Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago