Basic USB 1.1 Host Controller for small FPGAs
☆103Jun 6, 2020Updated 6 years ago
Alternatives and similar repositories for core_usb_host
Users that are interested in core_usb_host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆39May 3, 2020Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 7 months ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- Doom classic port to lightweight RISC‑V☆113Jul 25, 2022Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 7 months ago
- ☆15May 17, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- USB serial device (CDC-ACM)☆49Jun 28, 2020Updated 6 years ago
- ☆21Sep 23, 2026Updated 2 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 6 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆94May 15, 2021Updated 5 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆793Jan 28, 2026Updated 8 months ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- ☆17Jan 23, 2025Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago